Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Date of Patent
July 20, 2010
Patent Application Number
11727849
Date Filed
March 28, 2007
Patent Primary Examiner
Patent abstract
A clock distribution circuit according to an exemplary aspect of the present invention comprises a drive power boost signal generator which generates and outputs a drive power boost signal, and a CML circuit which outputs a first signal combined by a second signal when the drive power boost signal indicates active state and outputs the first signal when the drive power boost signal indicates an inactive state.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.