Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
August 17, 2010
Patent Application Number
11616001
Date Filed
December 25, 2006
Patent Primary Examiner
Patent abstract
System and related method for testing a chip with a high-speed bus interface in a low speed testing environment is provided. The testing method for testing input/output functions of a chip includes: establishing an inner loop path between a transmission mechanism and a receiving mechanism of the chip; transmitting a testing data; and receive the testing data via the inner loop path.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
