Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
May 10, 2011
Patent Application Number
11674384
Date Filed
February 13, 2007
Patent Primary Examiner
Patent abstract
A memory device includes an error detection and correction system with an error correcting code over GF(2n) wherein the system has an operation circuit configured to execute addition/subtraction with modulo 2n−1, and wherein the operation circuit has a first operation part for performing addition/subtraction with modulo M and a second operation part for performing addition/subtraction with modulo N (where, M and N are integers which are prime with each other as being obtained by factorizing 2n−1), and wherein the first and second operation parts perform addition/subtraction in parallel to output an operation result of the addition/subtraction with modulo 2n−1.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
