Patent attributes
A surface mount package includes at least one semiconductor device and a POL packaging and interconnect system formed about the at least one semiconductor device that is configured enable mounting of the surface mount package to an external circuit. The POL system includes a dielectric layer overlying a first surface of the semiconductor device(s) and a metal interconnect structure extending through vias formed through the dielectric layer so as to be electrically coupled to connection pads on the semiconductor device(s). A metallization layer is formed over the metal interconnect structure that comprises a flat planar structure, and a double-sided ceramic substrate is positioned on a second surface of the semiconductor device(s), with the double-sided ceramic substrate being configured to electrically isolate a drain of the semiconductor device(s) from an external circuit when the surface mount package is joined thereto and to conduct heat away from the semiconductor device(s).
