US Patent 9627365 Tri-layer CoWoS structure

US Patent 12132029 Integrating passive devices in package structures

US Patent 12113056 Stacked dies and methods for forming bonded structures

US Patent 12086410 Ferroelectric memory chiplet in a multi-dimensional packaging with I/O switch embedded in a substrate or interposer

US Patent 12079475 Ferroelectric memory chiplet in a multi-dimensional packaging

US Patent 12062618 Chip package

US Patent 12026034 Method and apparatus for heuristic-based power gating of non-CMOS logic and CMOS based logic

US Patent 12019492 Method and apparatus for managing power in a multi-dimensional packaging

US Patent 12001266 Method and apparatus for managing power of ferroelectric or paraelectric logic and CMOS based logic

US Patent 11990427 Chiplet first architecture for die tiling applications

US Patent 11978714 Encapsulated package including device dies connected via interconnect die

US Patent 11973041 Chiplet first architecture for die tiling applications

US Patent 11955463 Direct bonded stack structures for increased reliability and improved yield in microelectronics

US Patent 11942447 Storage layers for wafer bonding

US Patent 11935907 Image sensor device

US Patent 11894306 Chip package

US Patent 11841757 Method and apparatus for cycle-by-cycle clock gating of ferroelectric or paraelectric logic and CMOS based logic

US Patent 11844223 Ferroelectric memory chiplet as unified memory in a multi-dimensional packaging

US Patent 11836102 Low latency and high bandwidth artificial intelligence processor