US Patent 10692874 3-dimensional NOR string arrays in segmented stacks

US Patent 12105650 Quasi-volatile system-level memory

US Patent 12073082 High capacity memory circuit with low effective latency

US Patent 12068286 Device with embedded high-bandwidth, high-capacity memory using wafer bonding

US Patent 12002523 Memory circuit, system and method for rapid retrieval of data sets

US Patent 11923341 Memory device including modular memory units and modular circuit units for concurrent memory operations

US Patent 11915768 Memory circuit, system and method for rapid retrieval of data sets

US Patent 11910612 Process for forming a vertical thin-film transistor that serves as a connector to a bit-line of a 3-dimensional memory array

US Patent 11842777 Methods for reducing disturb errors by refreshing data alongside programming or erase operations

US Patent 11844217 Methods for forming multi-layer vertical nor-type memory string arrays

US Patent 11844204 Process for preparing a channel region of a thin-film transistor in a 3-dimensional thin-film transistor array

US Patent 11839086 3-dimensional memory string array of thin-film ferroelectric transistors

US Patent 11789644 Memory centric system incorporating computational memory

US Patent 11758727 Three-dimensional vertical nor flash thin-film transistor strings

US Patent 11751388 3-dimensional nor strings with segmented shared source regions

US Patent 11749344 Three-dimensional vertical nor flash thin-film transistor strings

US Patent 11710729 Wafer bonding in fabrication of 3-dimensional NOR memory circuits

US Patent 11705496 Charge-trapping layer with optimized number of charge-trapping sites for fast program and erase of a memory cell in a 3-dimensional NOR memory string array

US Patent 11675500 High capacity memory circuit with low effective latency