Patent 7882456 was granted and assigned to Cadence Design Systems on February, 2011 by the United States Patent and Trademark Office.
A apparatus and method for correcting a process critical layout includes characterizing the influence of individual ones of a set of worst case process variations on a simulated nano-circuit layout design and then correcting layout geometries in the simulated nano-circuit layout based on such characterizations.