Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Guy J Lamarre
founder of Swept Away
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 23 Aug, 2022
"rollback to version 33109123"
Megan Gustafson
edited on 23 Aug, 2022
Edits made to:
Infobox
(
-1
properties)
Infobox
Facebook URL
https://www.facebook.com/guy.lamarre.52
Edits on 24 May, 2022
"update inverses"
Golden AI
edited on 24 May, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Founder of
Swept Away
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox
(
-461
properties)
Infobox
Patent primary examiner of
US Patent 11169877 Non-volatile memory data and address encoding for safety coverage
US Patent 7093177 Low-jitter clock for test system
US Patent 7093183 Symbol level error correction codes which protect against memory chip and bus line failures
US Patent 7093187 Variable code rate and signal constellation turbo trellis coded modulation codec
US Patent 7103818 Transforming generalized parity check matrices for error-correcting codes
US Patent 7107498 System and method for identifying and maintaining reliable infrastructure links using bit error rate data in an ad-hoc communication network
US Patent 7107505 Concatenated turbo product codes for high performance satellite and terrestrial communications
US Patent 7107514 Method and apparatus for detecting Viterbi decoder errors due to quasi-catastophic sequences
US Patent 7111223 Error word generation with multiple element input
US Patent 7111224 FPGA configuration memory with built-in error correction mechanism
US Patent 7120849 Data storage medium having link zone and apparatus and method for recording/reproducing data on/from the data storage medium
US Patent 7124352 Tracking a code modulated signal
US Patent 7131038 Performance evaluation of multicarrier channels
US Patent 7131048 Apparatus for system decoder and method for error correction of packet data
US Patent 7131050 Optimized read performance method using metadata to protect against drive anomaly errors in a storage array
US Patent 7139960 Error-correcting multi-stage code generator and decoder for communication systems having single transmitters or multiple transmitters
US Patent 7139964 Variable modulation with LDPC (low density parity check) coding
US Patent 7139965 Bus device that concurrently synchronizes source synchronous data while performing error detection and correction
US Patent 7143320 Increasing data throughput on a wireless local area network in the presence of intermittent interference
US Patent 7143321 System and method for multi processor memory testing
US Patent 7143326 Test system algorithmic program generators
US Patent 7143328 Auxiliary data transmitted within a display's serialized data stream
US Patent 7146545 Interleaving method and apparatus, de-interleaving method and apparatus, and interleaving/de-interleaving system and apparatus
US Patent 7149945 Systems and methods for providing error correction code testing functionality
US Patent 7149948 Manufacturing test for a fault tolerant magnetoresistive solid-state storage device
US Patent 7152199 Method and apparatus for delineating data in an FEC-coded Ethernet frame
US Patent 7155654 Low complexity error concealment for wireless transmission
US Patent 7155659 Error detection and correction circuit
US Patent 7159163 Feedback for data transmissions
US Patent 7162678 Extended error correction codes
US Patent 7162685 Key-input correcting device
US Patent 7168016 Method and a device for testing electronic memory devices
US Patent 7168022 Transmission control method and system
US Patent 7168023 Method and apparatus for full rate erasure handling in CDMA
US Patent 7168024 Data processing system and method
US Patent 7168026 Method and apparatus for preservation of failure state in a read destructive memory
US Patent 7168030 Turbo code decoder with parity information update
US Patent 7168032 Data synchronization for a test access port
US Patent 7171594 Pausing a transfer of data
US Patent 7174495 LDPC decoder, corresponding method, system and computer program
US Patent 7174501 Apparatus and method of correcting offset
US Patent 7178085 Encoder using low density parity check codes and encoding method thereof
US Patent 7178093 PRML system with a branch estimator
US Patent 7178094 Method and device for building a variable-length error code
US Patent 7181674 Computer system including a network employing redundant information and slicing
US Patent 7185256 Communication system and method employing automatic repeat request
US Patent 7185264 Image processing apparatus and method therefor
US Patent 7185268 Memory system and method for use in trellis-based decoding
US Patent 7188296 ECC for component failures using Galois fields
US Patent 7191378 Method and system for providing low density parity check (LDPC) encoding
US Patent 7191380 Defect-tolerant and fault-tolerant circuit interconnections
US Patent 7191381 Mode lookup tables for data transmission in wireless communication channels based on statistical parameters
US Patent 7191387 Method and apparatus for forward error correction
US Patent 7197673 Memory interlace-checking method
US Patent 7197685 Robust signal transmission in digital television broadcasting
US Patent 7197686 Reconfigurable bit-manipulation node
US Patent 7197688 Method of detecting broadcasting table change
US Patent 7197689 Trellis-based receiver
US Patent 7197690 Bandwidth efficient coded modulation scheme based on MLC (multi-level code) signals having multiple maps
US Patent 7200793 Error checking and correcting for content addressable memories (CAMs)
US Patent 7206991 Method, apparatus and program for migrating between striped storage and parity striped storage
US Patent 7213190 Data processing apparatus and method
US Patent 7219293 High performance CRC calculation method and system with a matrix transformation strategy
US Patent 7219295 Recording-medium reproducing apparatus, decoding method, decoding program, and program-recorded medium
US Patent 7222286 Decoding device having a turbo decoder and an RS decoder concatenated serially and a method of decoding performed by the same
US Patent 7228483 Turbo decoding device
US Patent 7228489 Soft viterbi Reed-Solomon decoder
US Patent 7228491 Signal processing device and signal processing method
US Patent 7231583 Communication method and apparatus
US Patent 7237180 Symbol-level soft output Viterbi algorithm (SOVA) and a simplification on SOVA
US Patent 7237182 System and method for selectively recovering frames in a communications environment
US Patent 7243284 Limiting number of retransmission attempts for data transfer via network interface controller
US Patent 7243287 Decoding LDPC (Low Density Parity Check) code and graphs using multiplication (or addition in log-domain) on both sides of bipartite graph
US Patent 7243293 (18, 9) Error correction code for double error correction and triple error detection
US Patent 7246277 Test bus architecture for embedded RAM and method of operating same
US Patent 7246284 Integration type input circuit and method of testing it
US Patent 7246297 Time-invariant hybrid iterative decoders
US Patent 7254767 Decoding and error correction method
US Patent 7254769 Encoding/decoding apparatus using low density parity check code
US Patent 7257758 Stumping mechanism
US Patent 7260768 Communication device and communication method
US Patent 7263617 Method and system for detecting a security violation using an error correction code
US Patent 7263646 Method and apparatus for skew compensation
US Patent 7263652 Maximum likelihood detector and/or decoder
US Patent 7266747 Error correction scheme for memory
US Patent 7266754 Detecting network denial of service attacks
US Patent 7266755 Method and device for building a variable length error-correcting code
US Patent 7266758 Network monitoring program, network monitoring method, and network monitoring apparatus
US Patent 7269768 Method and system to provide debugging of a computer system from firmware
US Patent 7278069 Data transmission apparatus for high-speed transmission of digital data and method for automatic skew calibration
US Patent 7278088 Configurable architecture and its implementation of viterbi decorder
US Patent 7278089 System and method for error detection in encoded digital data
US Patent 7284186 Parity check outer code and runlength constrained outer code usable with parity bits
US Patent 7290202 MB810 encoder/decoder, dual mode encoder/decoder, and MB810 code generating method
US Patent 7305606 Method of recording/reproducing digital data and apparatus for same
US Patent 7310764 Digital video disk and player and associated methods with proprietary format
US Patent 7313751 Dual mode decoder
US Patent 7322002 Erasure pointer error correction
US Patent 7337377 Enhanced loopback testing of serial devices
US Patent 7340664 Single engine turbo decoder with single frame size buffer for interleaving/deinterleaving
US Patent 7343534 Method for deferred data collection in a clock running system
US Patent 7343541 Data integrity in protocol offloading
US Patent 7343548 Method and apparatus for encoding and decoding data
US Patent 7346818 Method and apparatus for redundant location addressing using data compression
US Patent 7346827 Forward error correction scheme for data channels using universal turbo codes
US Patent 7346834 Randomizer systems for producing multiple-symbol randomizing sequences
US Patent 7350127 Error correction method and system
US Patent 7350132 Nanoscale interconnection interface
US Patent 7353436 Synchronization code methods
US Patent 7356755 Error correction for multi-level cell memory with overwrite capability
US Patent 7360136 Increasing the effectiveness of error correction codes and operating multi-level memory systems by using information about the quality of the stored data
US Patent 7363570 Method of converting parity check matrix for low density parity check coding
US Patent 7363575 Method and system for TERC4 decoding using minimum distance rule in high definition multimedia interface (HDMI) specifications
US Patent 11181580 Non-volatile computer data storage production-level programming
US Patent 11184036 Methods and devices for puncturing a polar code
US Patent 7370260 MRAM having error correction code circuitry and method therefor
US Patent 7370264 H-matrix for error correcting circuitry
US Patent 7370265 Bandwidth efficient coded modulation scheme based on MLC (multi-level code) signals having multiple maps
US Patent 7370266 Digital signal decoding device and digital signal decoding method
US Patent 7370332 Arrangement and method for iterative decoding
US Patent 7373579 ARQ for point to point links
US Patent 7376877 Combined tag and data ECC for enhanced soft error recovery from cache tag errors
US Patent 7376879 MAC architecture in wireless communication systems supporting H-ARQ
US Patent 7376882 Adaptable channel compensation for reliable communication over fading communication links
US Patent 7380199 Method and apparatus for precomputation and pipelined selection of branch metrics in a reduced-state Viterbi detector
US Patent 7383488 Method and apparatus for detecting Viterbi decoder errors due to quasi-catastrophic sequences
US Patent 7383489 Method and apparatus for detecting viterbi decoder errors due to quasi-catastrophic sequences
US Patent 7383490 Methods and apparatus using commutative error detection values for fault isolation in multiple node computers
US Patent 7386771 Repair of memory hard failures during normal operation, using ECC and a hard fail identifier circuit
US Patent 7389454 Error detection in user input device using general purpose input-output
US Patent 7389463 Hierarchical block coding for a packet-based communications system
US Patent 7389467 Method of error correction coding, and apparatus for and method of recording data using the coding method
US Patent 7389469 Bus systems, apparatuses, and methods of operating a bus
US Patent 7392447 Method of using scan chains and boundary scan for power saving
US Patent 7392452 Medium access control-high speed
US Patent 7392460 Mobile communication system and signal processing method thereof
US Patent 7395482 Data storage systems
US Patent 7395485 Check codes mapped across multiple frames
US Patent 7398459 Parity storing method and error block recovering method in external storage subsystem
US Patent 7404113 Flexible row redundancy system
US Patent 7404132 ARQ method with adaptive transmittal data block positions
US Patent 7404135 Information recording/reproducing apparatus, and information recording medium
US Patent 7404136 Semiconductor memory device including a signal control device and method of operating the same
US Patent 7406636 Method of recording/reproducing digital data and apparatus for same
US Patent 7406650 Variable code rate and signal constellation turbo trellis coded modulation codec
US Patent 7406654 Coding circuit for recording data on DVD disk
US Patent 7409626 Method and apparatus for determining codeword interleaver parameters
US Patent 7414616 User-friendly Brahmi-derived Hindi keyboard
US Patent 7415650 Information recording/reproducing apparatus, and information recording medium
US Patent 7415652 Out of order checksum calculation for fragmented packets
US Patent 7415653 Method and apparatus for vectored block-level checksum for file system data integrity
US Patent 7415655 Method and apparatus for full rate erasure handling in CDMA
US Patent 7418649 Efficient implementation of reed-solomon erasure resilient codes in high-rate applications
US Patent 7418650 Method for temporal synchronization of clocks
US Patent 7421626 Method of recording/reproducing digital data and apparatus for same
US Patent 7421627 Method of recording/reproducing digital data and apparatus for same
US Patent 7421638 Enhanced turbo product code decoder system
US Patent 7421642 Method and apparatus for error detection
US Patent 7424653 System and method for error capture and logging in computer systems
US Patent 7424660 Synchronization point across different memory BIST controllers
US Patent 7424662 Method and system for providing low density parity check (LDPC) encoding
US Patent 7428691 Data recovery from multiple failed data blocks and storage units
US Patent 7434134 System and method for trellis decoding in a multi-pair transceiver system
US Patent 7441163 Method of recording/reproducing digital data and apparatus for same
US Patent 7441174 Embedded state metric storage for MAP decoder of turbo codes
US Patent 7447968 Apparatus and method for supporting automatic repeat request in a high-speed wireless packet data communication system
US Patent 7447979 Device, system and method of detecting erroneous packets
US Patent 7451370 Input/output buffer test circuitry and leads additional to boundary scan
US Patent 7451375 Directed falsification of a circuit
US Patent 7451377 Error-correcting multi-stage code generator and decoder for communication systems having single transmitters or multiple transmitters
US Patent 7454687 Method and infrastructure for recognition of the resources of a defective hardware unit
US Patent 7464317 Decoding LDPC (low density parity check) code and graphs using multiplication (or addition in log-domain) on both sides of bipartite graph
US Patent 7464318 Adaptive soft demodulation for reception of distorted signals
US Patent 7464319 Forward error correction with codeword cross-interleaving and key-based packet compression
US Patent 7464323 Algebraic geometric code adapted to error bursts
US Patent 7464325 Information terminal device
US Patent 7466292 Plasma display apparatus
US Patent 7469366 Measurement of health statistics for a high-speed interface
US Patent 7472329 Shift register, data line driving circuit, scanning line driving circuit, electro-optical device, and electronic apparatus
US Patent 7472335 Symbol by symbol variable code rate capable communication device
US Patent 7474121 Configurable memory design for masked programmable logic
US Patent 7475321 Detecting errors in directory entries
US Patent 7478311 Error detection device and error detection method
US Patent 7478315 Parallel spectral equalization channels with low density parity check codes
US Patent 7484148 Interface error monitor system and method
US Patent 7484158 Method for decoding a low-density parity check (LDPC) codeword
US Patent 7484159 Encoding method and encoding apparatus
US Patent 7484168 Parity check outer code and runlength constrained outer code usable with parity bits
US Patent 7487422 Delayed processing of site-aware objects
US Patent 7487427 Interface workbench for high volume data buffering and connectivity
US Patent 7487428 Fully-buffered memory-module with error-correction code (ECC) controller in serializing advanced-memory buffer (AMB) that is transparent to motherboard memory controller
US Patent 7487432 Method and apparatus for multiple step Viterbi detection with local feedback
US Patent 7487434 Transceiver module
US Patent 7490282 Method and apparatus of turbo encoder
US Patent 7490283 Pipelined data relocation and improved chip architectures
US Patent 7493542 Arrangement for testing integrated circuits
US Patent 7493548 Method and apparatus for encoding and decoding data
US Patent 7496823 Hardware based memory scrubbing
US Patent 7500167 BER calculation device for calculating the BER during the decoding of an input signal
US Patent 7500171 Memory circuit
US Patent 7502988 Decoding and error correction for algebraic geometric codes
US Patent 7506236 Techniques for operating semiconductor devices
US Patent 7506237 Reconfigurable bit-manipulation node
US Patent 7509553 Inter-network and inter-protocol video conference privacy method, apparatus, and computer program product
US Patent 7509560 Mechanism for adjacent-symbol error correction and detection
US Patent 7509563 Flexible forward error correction
US Patent 7512862 Compression of data for protection
US Patent 7512865 Method for controlling read velocity in a disk device
US Patent 7512867 Method for encoding/decoding error correcting code, transmitting apparatus and network
US Patent 7516390 LDPC (Low Density Parity Check) coding and interleaving implemented in MIMO communication systems
US Patent 11188415 Memory system and operating method of memory system
US Patent 7519881 Device and method for testing integrated circuit dice in an integrated circuit module
US Patent 7519897 Decoding apparatus and decoding method
US Patent 7519898 Iterative decoding of linear block codes by adapting the parity check matrix
US Patent 7523377 Random-access multi-directional CDMA2000 turbo code interleaver
US Patent 7523382 Apparatus and method for generating and decoding forward error correction codes having variable rate in a high-rate wireless data communication system
US Patent 7523384 Method and device for monitoring and fault detection in industrial processes
US Patent 7529997 Method for self-correcting cache using line delete, data logging, and fuse repair correction
US Patent 7530004 Error correction apparatus using forward and reverse threshold functions
US Patent 7530005 Storage device
US Patent 7530010 Hybrid trace back apparatus and high-speed viterbi decoding system using the same
US Patent 7533321 Fault tolerant encoding of directory states for stuck bits
US Patent 7533325 Anamorphic codes
US Patent 7533329 Method for simplifying a viterbi decoder and a simplified viterbi decoder using the same
US Patent 7536629 Construction of LDPC (Low Density Parity Check) codes using GRS (Generalized Reed-Solomon) code
US Patent 7539917 Acknowledgement signaling for automatic repeat request mechanisms in wireless networks
US Patent 7539919 Optical recording medium, apparatus and method of recording/reproducing data thereon/therefrom, and computer-readable recording medium storing program to perform the method
US Patent 7539920 LDPC decoding apparatus and method with low computational complexity algorithm
US Patent 7539930 System, method and apparatus of protecting a wireless transmission
US Patent 7539931 Storage element for mitigating soft errors in logic
US Patent 7543219 Recording and/or reproducing method, recording and/or reproducing apparatus, and computer readable recording medium storing program for performing the method
US Patent 7543220 Control method for error detection & correction apparatus, error detection & correction apparatus, and computer-readable storage medium storing control program for error detection & correction apparatus
US Patent 7546508 Codec-assisted capacity enhancement of wireless VoIP
US Patent 7546511 Error detection code generating method and error detection code generator
US Patent 7546512 Techniques to perform error detection
US Patent 7546518 Received data compensating device
US Patent 7549104 Digital signal processing method and apparatus performing variable number of error correction repetitions
US Patent 7549105 Construction of irregular LDPC (low density parity check) codes using RS (Reed-Solomon) codes or GRS (generalized Reed-Solomon) code
US Patent 7552376 Modeling error correction capability with estimation of defect parameters
US Patent 7555692 End-to-end residue based protection of an execution pipeline
US Patent 7555693 Auxiliary data transmitted within a display's serialized data stream
US Patent 7555694 Channel interleaving/de-interleaving apparatus in a communication system using a low density parity check code and control method thereof
US Patent 7555699 Storage control circuit, and method for address error check in the storage control circuit
US Patent 7555702 Error correction device, error correction program and error correction method
US Patent 7559004 Dynamic redundant area configuration in a non-volatile memory system
US Patent 7562268 Method and apparatus for testing a memory device with compressed data using a single output
US Patent 7562280 Code design and implementation improvements for low density parity check codes for wireless routers using 802.11N protocol
US Patent 7565593 Apparatus and method for memory bit-swapping-within-address-range circuit
US Patent 7565594 Method and apparatus for detecting a packet error in a wireless communications system with minimum overhead using embedded error detection capability of turbo code
US Patent 7565599 Information storage medium on which drive data is recorded, and method of recording information on the information storage medium
US Patent 7565602 Memory error detection device and method for detecting a memory error
US Patent 7568144 Data coding for enforcing constraints on ones and zeros in a communications channel
US Patent 7568145 Prunable S-random interleavers
US Patent 7571360 System and method for providing a clock and data recovery circuit with a fast bit error rate self test capability
US Patent 7571367 Built-in self diagnosis device for a random access memory and method of diagnosing a random access
US Patent 7571369 Turbo decoder architecture for use in software-defined radio systems
US Patent 7571374 Method for transmitting and processing command and data
US Patent 7571378 Method of linear encoding for erratic transmissions
US Patent 7577892 High speed iterative decoder
US Patent 7577894 Apparatus and method for judging the legitimacy of transfer data
US Patent 7577895 Initialization seed to allow data padding for cyclic redundancy code calculation
US Patent 7581153 Memory with embedded error correction codes
US Patent 7584396 System and method for decoding a signal using compressed sensor measurements
US Patent 7584400 Clash-free irregular-repeat-accumulate code
US Patent 7584401 Channel interleaving/deinterleaving apparatus in a communication system using low density parity check code and control method thereof
US Patent 7584403 Information storage medium on which drive data is recorded, and method of recording information on the information storage medium
US Patent 7584409 Method and device for alternately decoding data in forward and reverse directions
US Patent 7587652 Variable power distributor, error detection method thereof, and set value correction method
US Patent 7587658 ECC encoding for uncorrectable errors
US Patent 7590913 Method and apparatus of reporting memory bit correction
US Patent 7590917 Parameter generation for interleavers
US Patent 7590921 Data communication system and method
US Patent 7590922 Point-to-point repair request mechanism for point-to-multipoint transmission systems
US Patent 7590928 Apparatus and method for Viterbi decoding
US Patent 7590929 Record reproduction method, apparatus, and circuit for using error correcting code
US Patent 7594161 Map decoding
US Patent 7594162 Viterbi pretraceback for partial cascade processing
US Patent 7596740 Apparatus for processing fibre channel and SCSI frames at wire speed
US Patent 7596743 Method and apparatus for error management
US Patent 7600169 Systems and methods of test case generation with feedback
US Patent 7600173 Retransmission control method and communications device
US Patent 7600176 Performing multiple Reed-Solomon (RS) software error correction coding (ECC) Galois field computations simultaneously
US Patent 7600178 Methods for the determination of FEC parameters in DMT based xDSL systems in the presence of system imposed constraints
US Patent 7600179 Sparse maximum likelihood decoder for block codes
US Patent 7600180 Iterative metric updating when decoding LDPC (low density parity check) coded signals and LDPC coded modulation signals
US Patent 7603591 Apparatus selectively adopting different determining criteria in erasure marking procedure when performing decoding process, and method thereof
US Patent 7603607 Decoding unit and preprocessing unit implemented according to low density parity check code system
US Patent 7603608 Data processing method, data recording apparatus and data transmission apparatus
US Patent 7603610 Coding a video data stream with unequal error protection based activity
US Patent 7607052 Physical coding sublayer for a multi-pair gigabit transceiver
US Patent 7607062 System for fast recovery from losses for reliable data communication protocols
US Patent 7607063 Decoding method and device for decoding linear code
US Patent 7607065 Method and apparatus for block and rate independent decoding of LDPC codes
US Patent 7607068 Apparatus and method for generating a Galois-field syndrome
US Patent 7607074 Error detecting code addition circuit, error detection circuit and method, and disc apparatus
US Patent 7613979 Network communication protocol for large scale distribution of streaming content
US Patent 7613987 Method for wireless data transmission
US Patent 7617440 Viterbi traceback initial state index initialization for partial cascade processing
US Patent 7620871 Method and measuring device for determining an error rate without incremental redundancy
US Patent 7620876 Reducing false positives in configuration error detection for programmable devices
US Patent 7620879 Method of detecting occurrence of error event in data and apparatus for the same
US Patent 7620884 Memory checking device and method for checking a memory
US Patent 7624325 Repairing errors in data of MBMS service
US Patent 7624327 Fast decoder and method for front end of convolutionally encoded information stream
US Patent 7624333 Method and apparatus for N+1 packet level mesh protection
US Patent 7627804 Memory device with speculative commands to memory core
US Patent 7627807 Monitoring a data processor to detect abnormal operation
US Patent 7631240 Block ack protocols for wireless packet network
US Patent 7631248 Cycle-stealing decoding apparatus, systems, and methods
US Patent 7634705 Methods and apparatus for error checking code decomposition
US Patent 7634712 Techniques for generating cyclic redundancy check (CRC) values
US Patent 7636880 Error correction scheme for memory
US Patent 7640478 Method for decoding tail-biting convolutional codes
US Patent 7640479 Single engine turbo decoder with single frame size buffer for interleaving/deinterleaving
US Patent 7640485 Non-relay initialization for modems
US Patent 7644336 Techniques for providing greater error protection to error-prone bits in codewords generated from irregular codes
US Patent 7644340 General convolutional interleaver and deinterleaver
US Patent 7644341 Method and system for correcting soft errors in memory circuit
US Patent 7644343 Error resilience methods for multi-protocol encapsulation forward error correction implementations
US Patent 7644345 Bit distributor for multicarrier communication systems employing adaptive bit loading for multiple spatial streams and methods
US Patent 7650556 System and method for checking and correcting BIOS errors
US Patent 7650560 Packet transmission apparatus and method using optimized punctured convolution codes
US Patent 7650561 Method of switching from parallel to serial MAP detector
US Patent 7653859 System, apparatus and method for transmitting and receiving data coded by low density parity check code having variable coding rate
US Patent 7653860 Transmit driver data communication
US Patent 7653868 Method and apparatus for precomputation and pipelined selection of branch metrics in a reduced state Viterbi detector
US Patent 7657820 Decoding device and decoding method
US Patent 7665006 Block code error correcting system and method
US Patent 7669105 Generic maximum aposteriori probability decoder for use in software-defined radio systems
US Patent 7669108 Coding system and decoding system
US Patent 7673211 Automatic repeat request (ARQ) protocol having multiple complementary feedback mechanisms
US Patent 7673220 Flash memory device having single page buffer structure and related programming method
US Patent 7673226 Method and system for providing short block length low density parity check (LDPC) codes
US Patent 7676724 Feedback for data transmissions
US Patent 7681092 Systems and methods for interleaving and deinterleaving data in an OFDMA-based communication system
US Patent 7681110 Decoding technique for linear block codes
US Patent 7685492 Method, arrangement, node and mobile unit for improved transmission between two units of a telecommunication system
US Patent 7685499 XOR circuit, RAID device capable of recovering a plurality of failures and method thereof
US Patent 7685503 Fast decoding of Reed-Solomon code
US Patent 7689890 System and method for handling write commands to prevent corrupted parity information in a storage array
US Patent 7689896 Minimal hardware implementation of non-parity and parity trellis
US Patent 7698619 Erasure forecasting and error-correction strategies
US Patent 7702986 Rate-compatible LDPC codes
US Patent 7702992 Semiconductor integrated circuit with flip-flops having increased reliability
US Patent 7702994 Method of determining a corruption indication of a sequence of encoded data frames
US Patent 7707476 Decoder device and decoding method and program
US Patent 7707477 Checksum calculation
US Patent 7707480 System employing data verification operations of differing computational costs
US Patent 7712009 Cyclic redundancy check circuit and semiconductor device having the cyclic redundancy check circuit
US Patent 7716553 System and method for designing RS-based LDPC code decoder
US Patent 7716560 Protection switch decision architecture
US Patent 7721180 Information management system, information management apparatus and information management method
US Patent 7725801 Method of generating quasi-cyclic low density parity check codes and an apparatus thereof
US Patent 7725806 Method and infrastructure for recognition of the resources of a defective hardware unit
US Patent 7730372 Device and method for testing integrated circuit dice in an integrated circuit module
US Patent 7734979 ARQ for point to point links
US Patent 7739578 Recording and/or reproducing method, recording and/or reproducing apparatus, and computer readable recording medium storing program for performing the method
US Patent 7739580 System, method and apparatus for reducing blockage losses on information distribution networks
US Patent 7739581 DTV transmitting system and method of processing broadcast data
US Patent 7747910 Method of recording/reproducing digital data and apparatus for same
US Patent 7747926 Methods and apparatus for a memory device with self-healing reference bits
US Patent 7752523 Reduced-complexity decoding of parity check codes
US Patent 7752525 Efficient parallel cyclic redundancy check calculation using a novel table lookup approach
US Patent 7752528 Digital broadcasting transmission capable of improving receiving and equalizing performance and signal processing method thereof
US Patent 7752530 Apparatus and method for a collision-free parallel turbo decoder in a software-defined radio system
US Patent 7757147 Method for accuracy improvement allowing chip-by-chip measurement correction
US Patent 7761767 Method and apparatus for retransmission management for reliable hybrid ARQ process
US Patent 7761770 Disk controller architecture to allow on-the-fly error correction and write disruption detection
US Patent 7770086 Detection method for ACK/NACK signals and detector thereof
US Patent 7774660 Flexible row redundancy system
US Patent 7774672 Requesting additional forward error correction
US Patent 7774675 LDPC codes and expansion method
US Patent 7774676 Methods and apparatuses for generating error correction codes
US Patent 7774683 Erasure pointer error correction
US Patent 7774690 Apparatus and method for detecting data error
US Patent 7779324 Method and system for detecting wired network error in mobile communication terminal
US Patent 7779337 DTV transmitting system and receiving system and method of processing broadcast data
US Patent RE41590 Method for matching rate in mobile communication system
US Patent 7783952 Method and apparatus for decoding data
US Patent 7783958 Broadband satellite system for the simultaneous reception of multiple channels using shared iterative decoder
US Patent 7793202 Loss compensation device, loss compensation method and loss compensation program
US Patent 7797606 Method for coding biometric data, method for controlling identity and devices for carrying out said methods
US Patent RE41753 Method for matching rate in mobile communication system
US Patent 7802166 Memory controller, memory circuit and memory system with a memory controller and a memory circuit
US Patent 7805654 Decoding device and decoding method and program
US Patent 7805655 Turbo stream processing device and method
US Patent 7805659 Method and data storage devices for a RAID system
US Patent 7814389 System for processing and transmitting digital broadcasting signal and method thereof
US Patent 7818647 Method for switching between asynchronous and synchronous HARQ retransmission mode
US Patent 7818653 Methods of soft-input soft-output decoding for nonvolatile memory
US Patent 7823041 Techniques for decoding information from signals received over multiple channels
US Patent 7823042 Optical recording medium, apparatus and method of recording/reproducing data thereon/therefrom, and computer-readable recording medium storing program to perform the method
US Patent 7840866 Digital broadcasting transmission apparatus and robust stream coding method thereof
US Patent 7840883 DVB-H receiver for forward error correction and method thereof
US Patent 7844878 Dynamic electronic correction code feedback to extend memory device lifetime
US Patent 7849380 Interleaver mode detection in a digital video receiver
US Patent 7849390 Data communication module providing fault tolerance and increased stability
US Patent 7853855 High speed iterative decoder
US Patent 7853861 Data protecting method of storage device
US Patent 7856588 Data allocation in memory chips
US Patent 7861134 Methods and systems for LDPC coding
US Patent 7861138 Error correction in memory devices
US Patent 7861139 Programming management data for NAND memories
US Patent 7865806 Methods and apparatus in finite field polynomial implementations
US Patent 7873881 Reconfigurable bit-manipulation node
US Patent 7877660 Transmitting additional forward error correction (FEC) upon request
US Patent 7877663 Forward error correction decoders
US Patent 7877670 Error correcting decoding for convolutional and recursive systematic convolutional encoded sequences
US Patent 7882412 Enhanced block acknowledgement
US Patent 7882415 3-Stripes gilbert low density parity-check codes
US Patent 7882422 DTV transmitting system and receiving system and method of processing broadcast data
US Patent 7886204 Methods of cell population distribution assisted read margining
US Patent 7886209 Decoding device, decoding method, and receiving apparatus
US Patent 7886211 Memory controller
US Patent 7890832 Method for accuracy improvement allowing chip-by-chip measurement correction
US Patent 7895501 Method for auditing data integrity in a high availability database
US Patent 7895504 NAK-to-ACK error detection and recovery
US Patent 7900100 Uncorrectable error detection utilizing complementary test patterns
US Patent 7900117 Semiconductor memory device and its control method
US Patent 7900129 Encoded mechanism for source synchronous strobe lockout
US Patent 7904778 Base station device, mobile station device, control information transmission method, control information reception method and program
US Patent 7904779 Forward error correction and automatic repeat request joint operation for a data link layer
US Patent 7913153 Arithmetic circuit
US Patent 7917835 Memory system and method for use in trellis-based decoding
US Patent 7917836 Detection in the presence of media noise
US Patent 7921351 Increasing error correction in data streams encoded with linear block code
US Patent 7925938 Structure and method of repairing SDRAM by generating slicing table of fault distribution
US Patent 7925955 Transmit driver in communication system
US Patent RE42301 Robust signal transmission in digital television broadcasting
US Patent 7930622 Method of encoding and decoding adaptive to variable code rate using LDPC code
US Patent 7934141 Data protocol
US Patent 7937640 Video over IP network transmission system
US Patent 7945837 Optical recording medium, apparatus and method of recording/reproducing data thereon/therefrom, and computer-readable recording medium storing program to perform the method
US Patent 7949925 Fixed-point implementation of a joint detector
US Patent 7954033 Decoding apparatus and method in a communication system using low density parity check codes
US Patent 7954038 Fault detection
US Patent 7958423 Method and apparatus for performing hybrid automatic retransmission request (HARQ) in a mobile communication system
US Patent 7958432 Verification of non volatile storage storing preserved unneeded data
US Patent 7962841 Data decoding apparatus and method in a communication system
US Patent 7966544 Loading the input memory of an LDPC decoder with data for decoding
US Patent 7971128 Soft decision correction method, receiver using the same, and program therefor
US Patent 7975202 Variable modulation with LDPC (low density parity check) coding
US Patent 7975209 Non-volatile memory with guided simulated annealing error correction control
US Patent 7979753 Method of recording/reproducing digital data and apparatus for same
US Patent 7979767 Automatic repeat request (ARQ) reset method
US Patent 7979769 Method and apparatus for performing random access procedures
US Patent 7979772 Method and system for providing a contention-free interleaver for channel coding
US Patent 7979775 Turbo interference suppression in communication systems
US Patent 7979776 Error correction block, method and apparatus for generating error correction block, and error correction method
US Patent 7979780 Error correction encoding apparatus and error correction encoding method used therein
US Patent 7984339 Method of recording/reproducing digital data and apparatus for same
US Patent 7984340 Method of recording/reproducing digital data and apparatus for same
US Patent 7984355 Memory module with ranks of memory chips
US Patent 7987408 Data buffering method
US Patent 7996750 Lip synchronization system and method
US Patent 8001442 Data-processing system for measurement devices
US Patent 8006157 Resource-light method and apparatus for outlier detection
US Patent 8006161 Apparatus and method for receiving signal in a communication system using a low density parity check code
US Patent 8010861 System for fast recovery from losses for reliable data communication protocols
US Patent 8010868 Method for processing noise interference
US Patent 8010880 Forward error correction decoder and method thereof
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8010880 Forward error correction decoder and method thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8010868 Method for processing noise interference
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8010861 System for fast recovery from losses for reliable data communication protocols
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8006161 Apparatus and method for receiving signal in a communication system using a low density parity check code
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8006157 Resource-light method and apparatus for outlier detection
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8001442 Data-processing system for measurement devices
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7996750 Lip synchronization system and method
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7987408 Data buffering method
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7984355 Memory module with ranks of memory chips
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7984340 Method of recording/reproducing digital data and apparatus for same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7984339 Method of recording/reproducing digital data and apparatus for same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7979776 Error correction block, method and apparatus for generating error correction block, and error correction method
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7979780 Error correction encoding apparatus and error correction encoding method used therein
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7979772 Method and system for providing a contention-free interleaver for channel coding
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7979775 Turbo interference suppression in communication systems
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7979769 Method and apparatus for performing random access procedures
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7979753 Method of recording/reproducing digital data and apparatus for same
Load more
Find more people like Guy J Lamarre
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
SUBSCRIBE