US Patent 8759964 Wafer level package structure and fabrication methods

US Patent 12132004 Semiconductor devices and methods of manufacture

US Patent 12131984 Heterogeneous fan-out structure and method of manufacture

US Patent 12125820 Through-dielectric vias for direct connection and method forming same

US Patent 12125797 Package structure with fan-out feature

US Patent 12119320 Chip package structure with bump

US Patent 12119235 Methods of manufacture of semiconductor devices having redistribution layer using dielectric material having photoactive component

US Patent 12113025 Semiconductor package with dual sides of metal routing

US Patent 12113005 Packages with Si-substrate-free interposer and method forming same

US Patent 12094828 Eccentric via structures for stress reduction

US Patent 12094810 Reinforcing package using reinforcing patches

US Patent 12094765 Integrated circuit package and method

US Patent 12080653 Formation method of chip package with fan-out structure

US Patent 12080623 Integrated circuit packages having mechanical brace standoffs

US Patent 12021037 Method for manufacturing package structure

US Patent 12014979 Methods of forming semiconductor packages

US Patent 12002767 Integrated circuit package and method

US Patent 11990381 Integrated circuit packages having support rings

US Patent 11984410 Air channel formation in packaging process

US Patent 11984375 Integrated circuit package and method

US Patent 11948930 Semiconductor package and method of manufacturing the same