Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Tan T. Nguyen
based in Vietnam
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 5 Sep, 2022
"update inverses"
Golden AI
edited on 5 Sep, 2022
Edits made to:
Infobox
(
-1
properties)
Infobox
CEO of
InsurePal
Edits on 1 Sep, 2022
"update inverses"
Golden AI
edited on 1 Sep, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
CEO of
InsurePal
Edits on 20 Aug, 2022
"Edit from table cell"
Ruslan Goriunov
edited on 20 Aug, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Facebook URL
https://www.facebook.com/tan.t.nguyen
Edits on 26 Jul, 2022
"Infobox creation from: https://twitter.com/tandotng"
Golden AI
edited on 26 Jul, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Location
Hanoi
"Edit from table cell"
godwinno feliks
edited on 26 Jul, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Twitter URL
https://twitter.com/tandotng
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox
(
-526
properties)
Infobox
Patent primary examiner of
US Patent 7088622 Nonvolatile semiconductor memory apparatus and method of producing the same
US Patent 7092277 Phase-change memory device with biasing of deselected bit lines
US Patent 7092284 MRAM with magnetic via for storage of information and field sensor
US Patent 7095661 Semiconductor memory module, memory system, circuit, semiconductor device, and DIMM
US Patent 7095673 Semiconductor memory device capable of operating at high speed
US Patent 7099196 Flash memory device and program verification method thereof
US Patent 7099204 Current sensing circuit with a current-compensated drain voltage regulation
US Patent 7099225 Semiconductor memory device with reduced leak current
US Patent 7102908 Reliable ferro fuse cell
US Patent 7102924 Techniques of recovering data from memory cells affected by field coupling with adjacent memory cells
US Patent 7102928 Semiconductor memory apparatus
US Patent 7102931 Nonvolatile semiconductor memory apparatus and method of producing the same
US Patent 7102937 Solution to DQS postamble ringing problem in memory chips
US Patent 7110322 Memory module including an integrated circuit device
US Patent 7113431 Quad bit using hot-hole erase for CBD control
US Patent 7113445 Multi-port memory cell and access method
US Patent 7116590 Memory address repair without enable fuses
US Patent 7116591 Redundancy circuits and memory devices having a twist bitline scheme and methods of repairing defective cells in the same
US Patent 7120073 Integrated circuit devices having reducing variable retention characteristics
US Patent 7120084 Integrated memory controller
US Patent 7123502 Storage circuit, semiconductor device, and electronic apparatus
US Patent 7123507 Using permanent magnets in MRAM to assist write operation
US Patent 7126837 Interlocking memory/logic cell layout and method of manufacture
US Patent 7126871 Circuits and methods to protect a gate dielectric antifuse
US Patent 7130232 Integrated circuit devices having multiple precharge circuits and methods of operating the same
US Patent 7133305 Semiconductor memory device
US Patent 7139183 Logical arrangement of memory arrays
US Patent 7142451 Nonvolatile semiconductor memory apparatus and method of producing the same
US Patent 7142457 Non-volatile semiconductor memory device
US Patent 7145799 Chip protection register unlocking
US Patent 7145808 Nonvolatile semiconductor memory apparatus and method of producing the same
US Patent 7145819 Method and apparatus for integrated circuit with DRAM
US Patent 7149100 Serial transistor-cell array architecture
US Patent 7149103 Set programming methods and write driver circuits for a phase-change memory array
US Patent 7149119 System and method of controlling a three-dimensional memory
US Patent 7149132 Biasing circuit for use in a non-volatile memory device
US Patent 7154770 Bitcell having a unity beta ratio
US Patent 7154793 Integrated memory and method for functional testing of the integrated memory
US Patent 7154810 Synchronous controlled, self-timed local SRAM block
US Patent 7158415 System for performing fast testing during flash reference cell setting
US Patent 7158417 Semiconductor device and method for writing data into the semiconductor device
US Patent 7158424 Semiconductor memory device
US Patent 7158431 Single transistor sensing and double transistor sensing for flash memory
US Patent 7161825 Memory device, circuits and methods for operating a memory device
US Patent 7161852 Semiconductor memory device with stable internal power supply voltage
US Patent 7161857 Memory redundancy programming
US Patent 7164594 Nonvolatile ferroelectric memory device
US Patent 7167393 Nonvolatile semiconductor memory device containing reference capacitor circuit
US Patent 7170787 Nonvolatile memory apparatus
US Patent 7170808 Power saving refresh scheme for DRAMs with segmented word line architecture
US Patent 7173839 Large scale integrated circuit and at speed test method thereof
US Patent 7173858 Nonvolatile memory and method of driving the same
US Patent 7177188 Semiconductor memory device, display device, and portable electronic apparatus
US Patent 7177205 Distributed loop components
US Patent 7177212 Method and apparatus for reducing leakage current in a read only memory device using shortened precharge phase
US Patent 7180770 Series diode thermally assisted MRAM
US Patent 7180782 Read source line compensation in a non-volatile memory
US Patent 7180789 Semiconductor memory device with MOS transistors, each having a floating gate and a control gate, and memory card including the same
US Patent 7184310 Sequential program-verify method with result buffering
US Patent 7184325 Input circuit for memory device
US Patent 7190607 Phase-change memory element driver circuits using measurement to control current and methods of controlling drive current of phase-change memory elements using measurement
US Patent 7193881 Cross-point ferroelectric memory that reduces the effects of bit line to word line shorts
US Patent 7193929 Semiconductor integrated circuit
US Patent 7196949 Semiconductor memory device with reduced skew on data line
US Patent 7196967 Semiconductor integrated circuit
US Patent 7200046 Low power NROM memory devices
US Patent 7200058 Semiconductor memory device
US Patent 7203081 Semiconductor memory device
US Patent 7203112 Multiple stage method and system for sensing outputs from memory cells
US Patent 7206217 Non-volatile flip flop
US Patent 7209390 Operation scheme for spectrum shift in charge trapping non-volatile memory
US Patent 7209391 Nonvolatile semiconductor memory device and method of rewriting data thereof
US Patent 7209393 Semiconductor memory device and method for multiplexing write data thereof
US Patent 7212431 Nonvolatile ferroelectric memory device and control method thereof
US Patent 7218557 Method and apparatus for adaptive determination of timing signals on a high speed parallel bus
US Patent 7221579 Method and structure for high performance phase change memory
US Patent 7221614 Stacked semiconductor memory device
US Patent 7224609 Apparatus and method of driving non-volatile DRAM
US Patent 7224637 Tri-mode clock generator to control memory array access
US Patent 7227812 Write address synchronization useful for a DDR prefetch SDRAM
US Patent 7230844 Thermomagnetically assisted spin-momentum-transfer switching memory
US Patent 7230846 Purge-based floating body memory
US Patent 7230858 Dual frequency first-in-first-out structure
US Patent 7230861 Semiconductor integrated circuit
US Patent 7230866 Integrated circuit devices having precharge and equalization circuits therein and methods of operating same
US Patent 7230872 Efficent column redundancy techniques
US Patent 7233530 System and method for over erase reduction of nitride read only memory
US Patent 7236403 Precharge arrangement for read access for integrated nonvolatile memories
US Patent 7236406 Method of erasing data in non-volatile semiconductor memory device while suppressing variation
US Patent 7239538 Semiconductor storage device
US Patent 7239547 Memory device
US Patent 7242624 Methods and apparatus for reading a full-swing memory array
US Patent 7245518 Ferroelectric memory
US Patent 7245526 Phase change memory device providing compensation for leakage current
US Patent 7245550 Memory array decoder
US Patent 7248500 Nonvolatile semiconductor memory device having reduced dependency of a source resistance on a position in an array
US Patent 7248508 Data retention in a semiconductor memory
US Patent 7248533 Semiconductor circuit apparatus with power save mode
US Patent 7251175 Very small swing high performance asynchronous CMOS static memory (multi-port register file) with power reducing column multiplexing scheme
US Patent 7251179 Semiconductor storage apparatus
US Patent 7251182 Semiconductor memory device and semiconductor integrated circuit device
US Patent 7254061 Memory devices using tri-state buffers to discharge data lines, and methods of operating same
US Patent 7257036 Method and apparatus for storage device read phase auto-calibration
US Patent 7257046 Memory data access scheme
US Patent 7259979 Area efficient stacked TCAM cell for fully parallel search
US Patent 7260004 Method and apparatus for increasing yield in a memory circuit
US Patent 7260016 Non-volatile semiconductor memory device and writing method therefor
US Patent 7260020 Synchronous global controller for enhanced pipelining
US Patent 7266025 Semiconductor integrated circuit
US Patent 7269046 Systems and methods for programming floating-gate transistors
US Patent 7269047 Memory transistor gate oxide stress release and improved reliability
US Patent 7272046 High voltage switching circuit
US Patent 7272057 Memory apparatus
US Patent 7274607 Bitline exclusion in verification operation
US Patent 7277309 Interlocking memory/logic cell layout and method of manufacture
US Patent 7277323 Non-volatile semiconductor memory
US Patent 7277324 Driving method of nonvolatile memory and nonvolatile memory used in the same method
US Patent 7277333 Power savings in active standby mode
US Patent 7277337 Memory module with a defective memory chip having defective blocks disabled by non-multiplexed address lines to the defective chip
US Patent 7277357 Method and apparatus for reducing oscillation in synchronous circuits
US Patent 7280422 BLEQ driving circuit in semiconductor memory device
US Patent 7283385 RRAM communication system
US Patent 7283392 NAND flash memory device and methods of its formation and operation
US Patent 7286390 Memory cell and semiconductor integrated circuit device
US Patent 7286396 Bit line selection transistor layout structure
US Patent 7286408 Boosting methods for NAND flash memory
US Patent 7286409 Method and apparatus to improve nonvolatile memory data retention
US Patent 7286423 Bit line precharge in embedded memory
US Patent 7286429 High speed sensing amplifier for an MRAM cell
US Patent 7286441 Integrated memory controller
US Patent 7289345 CAM circuit and output method thereof
US Patent 7289373 High performance memory device
US Patent 7292465 Ferroelectric random access memory device, display drive integrated circuit, and electronic apparatus
US Patent 7292485 SRAM having variable power supply and method therefor
US Patent 7292487 Independent polling for multi-page programming
US Patent 7295464 Phase change memory device and method of programming the same
US Patent 7298669 Tri-mode clock generator to control memory array access
US Patent 7301845 Defect address storing circuit for semiconductor memory device
US Patent 7304891 Apparatus and method for improving write/read endurance of non-volatile memory
US Patent 7304895 Bitline variable methods and circuits for evaluating static memory cell dynamic stability
US Patent 7307909 Self-refresh timer circuit and method of adjusting self-refresh timer period
US Patent 7307911 Apparatus and method for improving sensing margin of electrically programmable fuses
US Patent 7310265 Magnetic memory device
US Patent 7313018 Methods and apparatus for a non-volatile memory device with reduced program disturb
US Patent 7313037 RFID system including a memory for correcting a fail cell and method for correcting a fail cell using the same
US Patent 7315483 Circuit for selecting a power supply voltage and semiconductor device having the same
US Patent 7319606 Memory
US Patent 7319610 MTP storage medium and access algorithm method with traditional OTP
US Patent 7321505 Nonvolatile memory utilizing asymmetric characteristics of hot-carrier effect
US Patent 7321506 Multivibrator protected against current or voltage spikes
US Patent 7324365 Phase change memory fabricated using self-aligned processing
US Patent 7324403 Latency normalization by balancing early and late clocks
US Patent 7330391 Memory having directed auto-refresh
US Patent 7330393 Memory array decoder
US Patent RE40076 Program circuit
US Patent 7339842 Timing control for sense amplifiers in a memory circuit
US Patent 7339847 BLEQ driving circuit in semiconductor memory device
US Patent 7342819 Methods for generating a reference voltage and for reading a memory cell and circuit configurations implementing the methods
US Patent 7342840 Single transistor sensing and double transistor sensing for flash memory
US Patent 7345909 Low-power SRAM memory cell
US Patent 7349231 Semiconductor memory device
US Patent 7349255 High data rate write process for non-volatile flash memories
US Patent RE40205 Semiconductor device and timing control circuit
US Patent 7352612 Method for operating a data storage apparatus employing passive matrix addressing
US Patent 7352622 Data arrangement and data arranging method in storage device
US Patent 7352639 Method and apparatus for increasing yield in a memory circuit
US Patent 7352645 Memory device
US Patent 7359249 Nonvolatile semiconductor memory device and method of rewriting data thereof
US Patent 7359268 Semiconductor memory device for low voltage
US Patent 7362602 Sense amplifier circuit and method
US Patent 7362615 Methods for active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
US Patent 7362617 Nonvolatile semiconductor memory device and method of rewriting data thereof
US Patent 11183238 Suppressing outlier drift coefficients while programming phase change memory synapses
US Patent 11183246 Memory device
US Patent 11183874 Power grid monitoring using network devices in a cable network
US Patent 7366010 Magnetic memory
US Patent 7366030 Simultaneous read circuit for multiple memory cells
US Patent 7366033 3-level non-volatile semiconductor memory device and method of driving the same
US Patent 7366037 Semiconductor memory
US Patent 7369434 Flash memory with multi-bit read
US Patent 7369448 Input circuit for memory device
US Patent 7372719 DRAM semiconductor memory device with increased reading accuracy
US Patent 7372737 Nonvolatile memory and method of driving the same
US Patent 7372750 Integrated memory circuit and method for repairing a single bit error
US Patent 7379355 Circuit for enabling sense amplifier and semiconductor memory device having the same
US Patent 7379360 Repair fuse circuit for storing I/O repair information therein
US Patent 7379377 Memory array decoder
US Patent 7382651 Nonvolatile semiconductor memory device
US Patent 7382661 Semiconductor memory device having improved programming circuit and method of programming same
US Patent 7382681 Semiconductor integrated circuit
US Patent 7385870 Semiconductor memory device and semiconductor integrated circuit device
US Patent 7385871 Apparatus for memory device wordline
US Patent 7388769 Semiconductor memory device
US Patent 7388771 Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states
US Patent 7391638 Memory device for protecting memory cells during programming
US Patent 7394698 Method and apparatus for adjusting a read reference level under dynamic power conditions
US Patent 7394711 Multi-port semiconductor memory device and method for accessing and refreshing the same
US Patent 7397689 Resistive memory device
US Patent 7397704 Flash memory device and program method thereof
US Patent 7397714 Setting method of chip initial state
US Patent 7397722 Multiple block memory with complementary data path
US Patent 7400524 Semiconductor memory device and semiconductor device
US Patent 7400548 Method for providing multiple reads/writes using a 2read/2write register file array
US Patent 7403422 NAND flash memory device and programming method
US Patent 7403433 Self timing write architecture for semiconductor memory and method for providing the same
US Patent 7405965 Phase change memory device
US Patent 7405974 Semiconductor memory device, page buffer resource assigning method and circuit therefor, computer system and mobile electronic device
US Patent 7408800 Apparatus and method for improved SRAM device performance through double gate topology
US Patent 7411814 Programmable magnetic memory device FP-MRAM
US Patent 7411818 Programmable fuse/non-volatile memory structures using externally heated phase change material
US Patent 7411848 Independent polling for multi-page programming
US Patent 7411857 Power savings in active standby mode
US Patent 7414878 Method for implementing domino SRAM leakage current reduction
US Patent 7414886 Read operation for non-volatile storage that includes compensation for coupling
US Patent 7414891 Erase verify method for NAND-type flash memories
US Patent 7417883 I/O data interconnect reuse as repeater
US Patent 7420836 Single-ended memory cell with improved read stability and memory using the cell
US Patent 7420850 Method for controlling current during programming of memory cells
US Patent 7420851 Memory device for controlling current during programming of memory cells
US Patent 7423911 Bit line control circuit for semiconductor memory device
US Patent 7426136 Non volatile memory
US Patent 7426151 Device and method for performing a partial array refresh operation
US Patent 7428173 Low power NROM memory devices
US Patent 7430041 Semiconductor storage apparatus
US Patent 7430144 Semiconductor storage device
US Patent 7433244 Flash memory device and related erase operation
US Patent 7440346 Semiconductor device
US Patent 7440347 Circuit and method to find wordline-bitline shorts in a DRAM
US Patent 7443748 Semiconductor memory device and method of testing the same
US Patent 7447103 Row decoder circuit for electrically programmable and erasable non volatile memories
US Patent 7450413 Configurable SRAM system and method
US Patent 7450420 Reclaiming data storage capacity in flash memories
US Patent 7450454 Low voltage data path in memory array
US Patent 7453719 Magnetic random access memory with improved data reading method
US Patent 7453738 Semiconductor device
US Patent 7453744 Buffer control circuit, semiconductor memory device for memory module including the buffer control circuit, and control method of the buffer control circuit
US Patent 7457145 Write/delete process for resistive switching memory components
US Patent 7457150 Semiconductor memory
US Patent 7457161 Nonvolatile memory apparatus
US Patent 7460404 Boosting for non-volatile storage using channel isolation switching
US Patent 7460410 Nonvolatile semiconductor memory device and programming or erasing method therefor
US Patent 7460418 Semiconductor memory device for stack package and read data skew control method thereof
US Patent 7460424 Method and apparatus for reducing leakage current in a read only memory device using shortened precharge phase
US Patent 7463513 Micro-machinery memory device
US Patent 7463515 Semiconductor memory device
US Patent 7463522 Non-volatile storage with boosting using channel isolation switching
US Patent 7466601 Output driver
US Patent 7468913 Semiconductor device
US Patent 7471541 Memory transistor gate oxide stress release and improved reliability
US Patent 7474587 Flash memory device with rapid random access function and computing system including the same
US Patent 7477548 NAND flash memory device and methods of its formation and operation
US Patent 7480167 Set programming methods and write driver circuits for a phase-change memory array
US Patent 7480170 Method and apparatus for implementing enhanced SRAM read performance sort ring oscillator (PSRO)
US Patent 7480175 Magnetic tunnel junction device and writing/reading for said device
US Patent 7483327 Apparatus and method for adjusting an operating parameter of an integrated circuit
US Patent 7486542 General purpose register circuit
US Patent 7486571 Semiconductor memory device
US Patent 7486578 Test method for ferroelectric memory
US Patent 7489543 Programming multilevel cell memory arrays
US Patent 7489566 High voltage generator and related flash memory device
US Patent 7489567 FIFO memory device with non-volatile storage stage
US Patent 7492630 Systems for reverse bias trim operations in non-volatile memory
US Patent 7495942 Nanoscale content-addressable memory
US Patent 7495946 Phase change memory fabricated using self-aligned processing
US Patent 7495952 Relay-connected semiconductor transistors
US Patent 7499304 Systems for high bandwidth one time field-programmable memory
US Patent 7499337 Method of erasing data in non-volatile semiconductor memory device while suppressing variation
US Patent 7499343 Data alignment circuit and alignment method for semiconductor memory device
US Patent 7502268 Voltage control apparatus and method of controlling voltage using the same
US Patent 7502270 Semiconductor memory device
US Patent 7505328 Method and architecture for fast flash memory programming
US Patent 7505337 Method and apparatus for repairing a shorted tunnel device
US Patent 7505354 Word line voltage control circuit for memory devices
US Patent 7508694 One-time-programmable memory
US Patent 7508715 Coarse/fine program verification in non-volatile memory using different reference levels for improved sensing
US Patent 7511992 Magnetic memory device
US Patent 7512029 Method and apparatus for managing behavior of memory devices
US Patent 7515496 Self-refresh timer circuit and method of adjusting self-refresh timer period
US Patent 11189340 Circuit in memory device for parasitic resistance reduction
US Patent 7518897 System and method for providing content-addressable magnetoresistive random access memory cells
US Patent 7518922 NAND type flash memory
US Patent 7518938 Precharge circuit of semiconductor memory apparatus
US Patent 7522459 Data input circuit of semiconductor memory device
US Patent 7525831 Method for improving sensing margin of electrically programmable fuses
US Patent 7525843 Non-volatile storage with adaptive body bias
US Patent 7529122 Storage element and memory
US Patent 7532524 Bitline exclusion in verification operation
US Patent 7532526 Method and system for testing address lines
US Patent 7535756 Method to tighten set distribution for PCRAM
US Patent 7535784 Semiconductor memory device having replica circuit
US Patent 7535791 Integrated memory controller
US Patent 7545666 Electrical fuse self test and repair
US Patent 7545669 Resistive memory device
US Patent 7545670 Dual word line or floating bit line low power SRAM
US Patent 7548455 Multi-valued logic/memory cells and methods thereof
US Patent 7548467 Bias voltage generator and method generating bias voltage for semiconductor memory device
US Patent 7551497 Memory circuits preventing false programming
US Patent 7554836 Data write in control circuit for toggle magnetic random access memory
US Patent 7554842 Multi-purpose non-volatile memory card
US Patent 7558107 Non volatile memory
US Patent 7558122 Flash memory device and method of erasing flash memory device
US Patent 7558141 Memory system, semiconductor memory device and method of driving same
US Patent 7561484 Reference-free sampled sensing
US Patent 7567478 Leakage optimized memory
US Patent 7570526 Memory device and method of repairing the same
US Patent 7570533 Completely transportable erasable memory apparatus and method
US Patent 7577026 Source and drain side early boosting using local self boosting for non-volatile storage
US Patent 7577029 Multi-level cell access buffer with dual function
US Patent 7577035 Apparatus and method for improving write/read endurance of non-volatile memory
US Patent 7580278 Variable resistance memory device
US Patent 7580280 Method and apparatus for a non-volatile memory device with reduced program disturb
US Patent 7580305 Semiconductor memory
US Patent 7586778 Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states
US Patent 7586794 Methods of reading data including comparing current and previous section addresses and related devices
US Patent 7586796 Core voltage discharge driver
US Patent 7586799 Devices, systems, and methods for independent output drive strengths
US Patent 7590008 PVT compensated auto-calibration scheme for DDR3
US Patent 7593249 Memory device for protecting memory cells during programming
US Patent 7593273 Read-leveling implementations for DDR3 applications on an FPGA
US Patent 7593288 System for providing read clock sharing between memory devices
US Patent 7596010 Semiconductor memory device
US Patent 7596012 Write-assist and power-down circuit for low power SRAM applications
US Patent 7596038 Floating body control in SOI DRAM
US Patent 7596052 Method and apparatus for reducing oscillation in synchronous circuits
US Patent 7606080 Erase verifying method of NAND flash memory device
US Patent 7609542 Implementing enhanced SRAM read performance sort ring oscillator (PSRO)
US Patent 7609546 Multivalue memory storage with two gating transistors
US Patent 7609554 High voltage switching circuit
US Patent 7609563 Simultaneous read circuit for multiple memory cells
US Patent 7609577 Design structure for improving sensing margin of electrically programmable fuses
US Patent 7609583 Selective edge phase mixing
US Patent 7613022 Semiconductor memory device and method of forming the same
US Patent 7626868 Level verification and adjustment for multi-level cell (MLC) non-volatile memory (NVM)
US Patent 7626870 Semiconductor device with a plurality of one time programmable elements
US Patent 7630259 Programmable logic device with built in self test
US Patent 7633826 Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US Patent 7636255 Non-volatile semiconductor memory
US Patent 7636256 Semiconductor memory device
US Patent 7636258 Integrated circuits, memory controller, and memory modules
US Patent 7639523 Stabilized resistive switching memory
US Patent 7639527 Phase change memory dynamic resistance test and manufacturing methods
US Patent 7639532 Non-equal threshold voltage ranges in MLC NAND
US Patent 7639540 Non-volatile semiconductor memory having multiple external power supplies
US Patent 7639546 Nonvolatile memory utilizing MIS memory transistors with function to correct data reversal
US Patent 7639549 Very small swing high performance asynchronous CMOS static memory (multi-port register file) with power reducing column multiplexing scheme
US Patent 7643326 Semiconductor memory device with ferroelectric device
US Patent 7646629 Method for operating a data storage apparatus employing passive matrix addressing
US Patent 7646642 Semiconductor device
US Patent 7646664 Semiconductor device with three-dimensional array structure
US Patent 7649773 Row selector circuit for electrically programmable and erasable non volatile memories
US Patent 7649775 Flash memory device applying erase voltage
US Patent 7649779 Integrated circuits; methods for manufacturing an integrated circuit; memory modules; computing systems
US Patent 7652904 Semiconductor memory device having plural memory cell arrays
US Patent 7652922 Multiple independent serial link memory
US Patent 7652925 Flash memory device and program method thereof
US Patent 7656702 Ultra low voltage, low leakage, high density, variation tolerant memory bit cells
US Patent 7660150 Memory cell having improved write stability
US Patent 7660154 Level verification and adjustment for multi-level cell (MLC) non-volatile memory (NVM)
US Patent 7660176 Semiconductor memory device and method for driving the same
US Patent 7660178 Area efficient first-in first-out circuit
US Patent 7660186 Memory clock generator having multiple clock modes
US Patent 7663963 Apparatus and method for providing multiple reads/writes using a 2Read/2Write register file array
US Patent 7668010 Flash memory having insulating liners between source/drain lines and channels
US Patent 7672150 Apparatus, embedded memory, address decoder, method of reading out data and method of configuring a memory
US Patent 7672152 Memory cell with built-in process variation tolerance
US Patent 7672165 Methods for active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
US Patent 7675800 Semiconductor memory, memory controller, system, and operating method of semiconductor memory
US Patent 7684237 Reading non-volatile multilevel memory cells
US Patent 7684255 Method of operating a non-volatile memory device
US Patent 7688617 MRAM and operation method of the same
US Patent 7693000 Semiconductor device
US Patent 7697320 Semiconductor memory device
US Patent 7697327 NAND flash memory device and programming method
US Patent 7697330 Non-volatile memory array having drain-side segmentation for an FPGA device
US Patent 7706174 Static random access memory
US Patent 7706176 Integrated circuit, cell arrangement, method for manufacturing an integrated circuit and for reading a memory cell status, memory module
US Patent 7706184 Nonvolatile semiconductor memory device
US Patent 7710767 Memory cell array biasing method and a semiconductor memory device
US Patent 7715222 Configurable SRAM system and method
US Patent 7715242 Erasing method of non-volatile memory
US Patent 7715261 Layout structure of semiconductor memory device having IOSA
US Patent 7715264 Method and apparatus for selectively disabling termination circuitry
US Patent 7719884 Integrated circuit, cell arrangement, method of manufacturing an integrated circuit, method of operating an integrated circuit, and memory module
US Patent 7719892 Flash memory device with data output control
US Patent 7719917 Method and apparatus for managing behavior of memory devices
US Patent 7719920 Synchronous global controller for enhanced pipelining
US Patent 7729159 Apparatus for improved SRAM device performance through double gate topology
US Patent 7733685 Cross point memory cell with distributed diodes and method of making same
US Patent 7733689 Methods of operating and designing memory circuits having single-ended memory cells with improved read stability
US Patent 7738292 Flash memory with multi-bit read
US Patent 7738294 Programming multilevel cell memory arrays
US Patent 7742339 Rd algorithm improvement for NROM technology
US Patent 7746679 Range checking content addressable memory array
US Patent 7746680 Three dimensional hexagonal matrix memory array
US Patent 7746714 Semiconductor memory device having bit-line sense amplifier
US Patent 7746724 Asynchronous data transmission
US Patent 7751257 Semiconductor memory device
US Patent 7755946 Data state-based temperature compensation during sensing in non-volatile memory
US Patent 7760546 Integrated circuit including an electrode having an outer portion with greater resistivity
US Patent 7764543 Memory device and method of reading memory data
US Patent 7764546 Method and architecture for fast flash memory programming
US Patent 7768814 Method and apparatus for measuring statistics of dram parameters with minimum perturbation to cell layout and environment
US Patent 7768847 Programmable memory repair scheme
US Patent 7778070 Memory with dynamic redundancy configuration
US Patent 7782667 Method of operating a flash memory device
US Patent 7782698 Refresh signal generator of semiconductor memory device
US Patent 7787276 Memory array using mechanical switch and method for operating thereof
US Patent 7787295 Integrated circuit embedded with non-volatile multiple-time programmable memory having variable coupling
US Patent 7791917 System and method for providing content-addressable magnetoresistive random access memory cells
US Patent 7791919 Semiconductor memory device capable of identifying a plurality of memory chips stacked in the same package
US Patent 7791939 Non-volatile memory device
US Patent 7791949 Refresh method for a non-volatile memory
US Patent 7791971 Semiconductor memory device having replica circuit
US Patent 7796429 Memory controller controlling semiconductor storage device and semiconductor device
US Patent 7796445 State-retentive scan latch
US Patent 7796446 Memory dies for flexible use and method for configuring memory dies
US Patent 7800941 Magnetic memory with magnetic tunnel junction cell sets
US Patent 7800959 Memory having self-timed bit line boost circuit and method therefor
US Patent 7800962 Bit line control circuit for semiconductor memory device
US Patent 7804729 Temperature compensation circuit and method for sensing memory
US Patent 7808814 Magnetization state control device and magnetic information recording device
US Patent 7808828 Non volatile memory
US Patent 7813182 Semiconductor memory
US Patent 7813200 Sense amplifier control circuit for semiconductor memory device and method for controlling sense amplifier control circuit
US Patent 7817474 Method for programming and erasing an array of NMOS EEPROM cells that minimizes bit disturbances and voltage withstand requirements for the memory array and supporting circuits
US Patent 7821828 Memory device and memory device heat treatment method
US Patent 7826259 Staggered STRAM cell
US Patent 7826261 Semiconductor memory device, method of writing data therein, and method of reading data therefrom
US Patent 7826306 Semiconductor memory apparatus
US Patent 7830693 NAND based resistive sense memory cell architecture
US Patent 7830698 Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same
US Patent 7830708 Compensating for variations in memory cell programmed state distributions
US Patent 7830712 Non-volatile memory apparatus for controlling page buffer and controlling method thereof
US Patent 7830733 Devices, systems, and methods for independent output drive strengths
US Patent 7835188 Semiconductor memory device
US Patent 7835195 Storage data unit using hot carrier stressing
US Patent 7835217 Write-assist and power-down circuit for low power SRAM applications
US Patent 7839682 Array and pitch of non-volatile memory cells
US Patent 7839684 Defective block handling method for a multiple data channel flash memory storage device
US Patent 7848133 Phase change memory with bipolar junction transistor select device
US Patent 7848143 Memory controller controlling semiconductor storage device and semiconductor device
US Patent 7848175 Calibration of memory driver with offset in a memory controller and memory device interface in a communication bus
US Patent 7852672 Integrated circuit embedded with non-volatile programmable memory having variable coupling
US Patent 7859888 Resistive memory device
US Patent 7859904 Three cycle memory programming
US Patent 7859913 Semiconductor memory device
US Patent 7864562 Integrated circuit memory access mechanisms
US Patent 7864567 Programming a normally single phase chalcogenide material for use as a memory of FPLA
US Patent 7864583 Erase verify for memory devices
US Patent 7864602 Non-volatile semiconductor storage device and method of writing data thereto
US Patent 7864608 Semiconductor device
US Patent 7872889 High density ternary content addressable memory
US Patent 7872896 Magnetic shift register and operation method thereof
US Patent 7872916 Deterministic-based programming in memory
US Patent 7872929 Accessing memory cells in a memory circuit
US Patent 7872930 Testing a memory device having field effect transistors subject to threshold voltage shifts caused by bias temperature instability
US Patent 7876633 Integrated circuit including built-in self test circuit to test memory and memory test method
US Patent 7876635 Sense amplifier driving control circuit and method
US Patent 7881128 Negative word line voltage generator for semiconductor memory device
US Patent 7881134 Replacing defective columns of memory cells in response to external addresses
US Patent 7885108 Memory programming method
US Patent RE42145 Write-assisted SRAM bit cell
US Patent 7889543 Magnetic memory element and magnetic memory apparatus
US Patent 7889550 Control driver for memory and related method
US Patent 7889556 Flash memory having insulating liners between source/drain lines and channels
US Patent 7894228 System and method for providing content-addressable magnetoresistive random access memory cells
US Patent 7894230 Stacked semiconductor devices including a master device
US Patent 7894231 Memory module and data input/output system
US Patent 7898859 Use of emerging non-volatile memory elements with flash memory
US Patent 7898873 Window enlargement by selective erase of non-volatile memory cells
US Patent 7903449 Semiconductor memory device
US Patent 7907439 Semiconductor memory device
US Patent 7916537 Multilevel cell memory devices having reference point cells
US Patent 7916546 Methods for programming a memory device and memory devices using inhibit voltages that are less than a supply voltage
US Patent 7916566 Voltage control apparatus and method of controlling voltage using the same
US Patent 7920411 Converting SRAM cells to ROM cells
US Patent 7920417 Semiconductor memory device
US Patent 7920437 Address control circuit of semiconductor memory apparatus
US Patent 7924598 Nonvolatile semiconductor memory
US Patent 7924600 Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states
US Patent 7924620 Nonvolatile semiconductor memory including charge accumulation layer and control gate
US Patent 7924647 Fuse circuit and driving method thereof
US Patent 7924650 Dynamically controlled voltage regulator for a memory
US Patent 7929328 Memory and storage device utilizing the same
US Patent 7929330 Multi-bit memory device using multi-plug
US Patent 7929350 Nonvolatile memory device, operating method thereof, and memory system including the same
US Patent 7933151 Non-volatile semiconductor storage device
US Patent 7936598 Magnetic stack having assist layer
US Patent 7940549 DRAM positive wordline voltage compensation device for array device threshold voltage and voltage compensating method thereof
US Patent 7940555 Row decoder for non-volatile memory devices, in particular of the phase-change type
US Patent 7944740 Multi-level cell programming of PCM by varying the reset amplitude
US Patent 7944756 Non-volatile semiconductor memory device
US Patent 7944765 Programmable logic device with built in self test
US Patent 7948797 Nonvolatile semiconductor memory device and method for operating the same
US Patent 7948800 Semiconductor memory device and driving method for the same
US Patent 7952951 Small-sized fuse box and semiconductor integrated circuit having the same
US Patent 7957188 Structures and methods of trimming threshold voltage of a flash EEPROM memory
US Patent 7957195 Semiconductor device
US Patent 7957200 Semiconductor memory device and read access method thereof
US Patent 7961532 Bimodal memory controller
US Patent 7965550 Multi-level cell access buffer with dual function
US Patent 7965555 Non-volatile semiconductor memory device
US Patent 7965580 Method and apparatus for reducing oscillation in synchronous circuits
US Patent 7974114 Memory cell arrangements
US Patent 7974122 Verification circuits and methods for phase change memory array
US Patent 7983070 DRAM tunneling access transistor
US Patent 7983076 Non-volatile semiconductor memory circuit for generating write voltage
US Patent 7983086 NAND flash memory
US Patent 7983094 PVT compensated auto-calibration scheme for DDR3
US Patent 7983111 Memory controller for controlling memory and method of controlling memory
US Patent 7986564 High second bit operation window method for virtual ground array with two-bit memory cells
US Patent 7986570 Very small swing high performance asynchronous CMOS static memory (multi-port register file) with power reducing column multiplexing scheme
US Patent 7990774 Communication device and method for erasing data from a communication device
US Patent 7990786 Read-leveling implementations for DDR3 applications on an FPGA
US Patent 7990802 Selective edge phase mixing
US Patent 7995366 Homogenous cell array
US Patent 7995373 Semiconductor memory device and information processing system
US Patent 7995382 Information recording and reproducing apparatus
US Patent 7995398 Structures and methods for reading out non-volatile memories
US Patent 8000144 Method and system for accessing a flash memory device
US Patent 8000162 Voltage-controlled oscillator, phase-locked loop, and memory device
US Patent 8004798 High bandwidth flexure for hard disk drives
US Patent 8009478 Non-volatile memory apparatus and methods
US Patent 8009492 Circuit for generating data strobe signal and method
US Patent 8009493 Semiconductor memory apparatus and test method thereof
US Patent 8009502 Systems, methods and devices for power control in mass storage devices
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009478 Non-volatile memory apparatus and methods
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009502 Systems, methods and devices for power control in mass storage devices
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009493 Semiconductor memory apparatus and test method thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009492 Circuit for generating data strobe signal and method
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004798 High bandwidth flexure for hard disk drives
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000162 Voltage-controlled oscillator, phase-locked loop, and memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000144 Method and system for accessing a flash memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995398 Structures and methods for reading out non-volatile memories
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995366 Homogenous cell array
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995382 Information recording and reproducing apparatus
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995373 Semiconductor memory device and information processing system
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990802 Selective edge phase mixing
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990786 Read-leveling implementations for DDR3 applications on an FPGA
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990774 Communication device and method for erasing data from a communication device
Load more
Find more people like Tan T. Nguyen
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
SUBSCRIBE