Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

Rexford Barnie

founder of DAI

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 6 Sep, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 6 Sep, 2022
Edits made to:
Infobox (-1 properties)
Infobox
Founder of
Virtua
Virtua
Edits on 16 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 16 Aug, 2022
Edits made to:
Infobox (-1 properties)
Infobox
Founder of
Swash
Swash
Edits on 16 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 16 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
Founder of
Swash
Swash
Edits on 14 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 14 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
Founder of
Virtua
Virtua
Edits on 12 Aug, 2022
"Edit from table cell"
Екатерина Петровская profile picture
Екатерина Петровская
edited on 12 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
Company Operating Status
Active
Edits on 10 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 10 Aug, 2022
Edits made to:
Infobox (-1 properties)
Infobox
Founder of
Ver Designs
Ver Designs
"update inverses"
Golden AI profile picture
Golden AI
edited on 10 Aug, 2022
Edits made to:
Infobox (-1 properties)
Infobox
CEO of
MAR ventures
MAR ventures
Edits on 7 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 7 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
Founder of
Ver Designs
Ver Designs
"update inverses"
Golden AI profile picture
Golden AI
edited on 7 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
CEO of
MAR ventures
MAR ventures
"update inverses"
Golden AI profile picture
Golden AI
edited on 6 Aug, 2022
Edits made to:
Infobox (-1 properties)
Infobox
CEO of
Kangaroo (GAR)
Kangaroo (GAR)
"update inverses"
Golden AI profile picture
Golden AI
edited on 6 Aug, 2022
Edits made to:
Infobox (-1 properties)
Infobox
CEO of
Self (programming language)
Self (programming language)
"update inverses"
Golden AI profile picture
Golden AI
edited on 6 Aug, 2022
Edits made to:
Infobox (-1 properties)
Infobox
CEO of
Coin
Coin
Edits on 4 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 4 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
CEO of
Kangaroo (GAR)
Kangaroo (GAR)
Edits on 4 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 4 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
CEO of
Coin
Coin
Edits on 1 Aug, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 1 Aug, 2022
Edits made to:
Infobox (+1 properties)
Infobox
CEO of
Self (programming language)
Self (programming language)
Edits on 6 Jun, 2022
"update inverses"
Golden AI profile picture
Golden AI
edited on 6 Jun, 2022
Edits made to:
Infobox (+1 properties)
Infobox
Founder of
DAI (company)
DAI (company)
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI profile picture
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox (-675 properties)
Infobox
Patent primary examiner of
‌
US Patent 7088126 Output circuit
‌
US Patent 7088141 Multi-threshold complementary metal-oxide semiconductor (MTCMOS) bus circuit and method for reducing bus power consumption via pulsed standby switching
‌
US Patent 7088143 Dynamic circuits having improved noise tolerance and method for designing same
‌
US Patent 7088144 Conditional precharge design in staticized dynamic flip-flop with clock enable
‌
US Patent 7091741 Input buffer capable of reducing input capacitance seen by input signal
‌
US Patent 7091745 Indicating completion of configuration for programmable devices
‌
US Patent 7091746 Reduced device count level shifter with power savings
‌
US Patent 7095246 Variable impedance output buffer
‌
US Patent 7095252 Charge sharing reduction by applying intrinsic parallelism in complex dynamic domino type CMOS gates
‌
US Patent 7095352 Analog-to-digital converter including a plurality of amplifier circuits
‌
US Patent 7098685 Scalable serializer-deserializer architecture and programmable interface
‌
US Patent 7098686 System generated electromagnetic pulse guard
‌
US Patent 7098696 Logic circuit and semiconductor integrated circuit
‌
US Patent 7098815 Method and apparatus for efficient compression
‌
US Patent 7098822 Method for handling data
‌
US Patent 7098832 Image processing method and analog front end circuit
‌
US Patent 7102381 Adaptive termination for optimum signal detection
‌
US Patent 7102382 Digital electronic circuit with low power consumption
‌
US Patent 7102386 Reconfigurable electronic device having interconnected data storage devices
‌
US Patent 7102387 Periodic computation structure based on 1-input lookup tables
‌
US Patent 7102389 Voltage translator with data buffer
‌
US Patent 7102469 Open loop resonator filter using aperture
‌
US Patent 7102547 Method of near-unity fractional sampling rate alteration for high fidelity digital audio
‌
US Patent 7102551 Variable length decoding device
‌
US Patent 7102558 Five-level feed-back digital-to-analog converter for a switched capacitor sigma-delta analog-to-digital converter
‌
US Patent 7106091 Circuit configuration and method for detecting an unwanted attack on an integrated circuit
‌
US Patent 7106093 Semiconductor device
‌
US Patent 7106094 Method and topology for improving signal quality on high speed, multi-drop busses
‌
US Patent 7106096 Circuit and method of controlling integrated circuit power consumption using phase change switches
‌
US Patent 7106099 Decision-feedback equalization clocking apparatus and method
‌
US Patent 7106105 High voltage integrated circuit driver with a high voltage PMOS bootstrap diode emulator
‌
US Patent 7106230 Analog to digital converter calibration via synchronous demodulation
‌
US Patent 7106233 Integrated galvanomagnetic sensor array system
‌
US Patent 7106235 Active hybrid circuit for a full duplex channel
‌
US Patent 7106238 Input data slicer
‌
US Patent 7106239 Rail-to-rail delay line for time analog-to-digital converters
‌
US Patent 7109747 Low power, high speed logic controller that implements thermometer-type control logic by utilizing scan flip-flops and a gated clock
‌
US Patent 7109751 Methods of implementing phase shift mask compliant static memory cell circuits
‌
US Patent 7109892 Device for activating an electronic control unit
‌
US Patent 7109895 High performance Lempel Ziv compression architecture
‌
US Patent 7109896 Variable length coding apparatus and variable length coding method
‌
US Patent 7109907 Systems and methods of bidirectional communication across an isolation barrier
‌
US Patent 7112996 Level shifter for detecting grounded power-supply and level shifting method
‌
US Patent 7113020 Capacitance multiplier circuit exhibiting improving bandwidth
‌
US Patent 7113113 Reproduction apparatus
‌
US Patent 7113116 Sample and hold apparatus
‌
US Patent 7113117 Reducing the effect of noise present along with an input signal when sampling the input signal
‌
US Patent 7113119 Electronic circuit with a sigma delta A/D converter
‌
US Patent 7113120 Charge transfer system and method
‌
US Patent 7113122 Current sensing analog to digital converter and method of use
‌
US Patent 7116130 Method and apparatus for effectively re-downloading data to a field programmable gate array
‌
US Patent 7119723 Decoding variable length codes while using optimal resources
‌
US Patent 7119726 Error feedback structure for delta-sigma modulators with improved stability
‌
US Patent 7123045 Semiconductor integrated circuit device
‌
US Patent 7123175 Angle detection apparatus computing phase differences between first and second phase angles
‌
US Patent 7123178 Digital encoder and digital-to-analog converter using same
‌
US Patent 7123179 Apparatus and method for duty cycle conversion
‌
US Patent 7126369 Transceiver providing high speed transmission signal using shared resources and reduced area
‌
US Patent 7126371 Multi-function IC card
‌
US Patent 7126379 Output device for static random access memory
‌
US Patent 7126381 VPA interconnect circuit
‌
US Patent 7126501 Floating point type digital signal reversible encoding method, decoding method, devices for them, and programs for them
‌
US Patent 7126503 Digital sampling frequency converter
‌
US Patent 7126506 Lossless adaptive encoding and decoding of integer data
‌
US Patent 7126510 Circuit calibration system and method
‌
US Patent 7126521 Two-dimension digital ratiometric decoder
‌
US Patent 7126522 Apparatus and method of analog-to-digital conversion
‌
US Patent 7126523 Reducing errors and power consumption in a multi-stage analog to digital converter (ADC) using amplifier sharing techniques
‌
US Patent 7129750 CMOS to PECL voltage level converter
‌
US Patent 7129756 Semiconductor integrated circuit
‌
US Patent 7129862 Decoding bit streams encoded according to variable length codes
‌
US Patent 7129863 Interval modulation coding
‌
US Patent 7129868 Sample rate converting device and method
‌
US Patent 7129869 Superconductor semiconductor integrated circuit
‌
US Patent 7129871 Digital-to-analog converter with programmable current control
‌
US Patent 7132849 Method and apparatus for configuring the operation of an integrated circuit
‌
US Patent 7132856 Hybrid CVSL pass-gate level-converting sequential circuit for multi-Vcc microprocessors
‌
US Patent 7132857 High speed receiver with wide input voltage range
‌
US Patent 7132968 Hardware-efficient implementation of dynamic element matching in sigma-delta DAC's
‌
US Patent 7132972 Continuous-time digital signal generation, transmission, storage and processing
‌
US Patent 7133463 Linear transformation circuits
‌
US Patent 7135888 Programmable routing structures providing shorter timing delays for input/output signals
‌
US Patent 7135928 Method for transconductance linearization for DC-coupled applications
‌
US Patent 7135999 Circuit arrangement for compensation for nonlinearities from analog/digital converters operating with different timing
‌
US Patent 7136002 Digital to analog converter
‌
US Patent 7138930 Multiple byte data path encoding/decoding device and method
‌
US Patent 7138932 Signal converting apparatus for integrating analog-to-digital converter and digital-to-analog converter and integration unit
‌
US Patent 7138934 Pattern biasing for look-ahead delta sigma modulators
‌
US Patent 7142017 High-voltage-tolerant feedback coupled I/O buffer
‌
US Patent 7142135 Modulation methods and systems
‌
US Patent 7142140 Auto scanning ADC for DPWM
‌
US Patent 7142143 Time-continuous sigma/delta analog-to-digital converter
‌
US Patent 7145361 Configurable integrated circuit with different connection schemes
‌
US Patent 7145480 Data processing apparatus and method for performing in parallel a data processing operation on data elements
‌
US Patent 7145483 Chip to chip interface for encoding data and clock signals
‌
US Patent 7145491 Time-interleaved band-pass delta-sigma modulator
‌
US Patent 7148723 Common controller area network interface
‌
US Patent 7148820 Variable-length encoded data decoding apparatus and decoding method
‌
US Patent 7148827 Offset compensating apparatus and method of digital/analog converter
‌
US Patent 7148830 Look-ahead delta sigma modulator with pruning of output candidate vectors using quantization error minimization pruning techniques
‌
US Patent 7149319 Telecommunication system, speech recognizer, and terminal, and method for adjusting capacity for vocal commanding
‌
US Patent 7154422 Scheme and method for testing Analog-to-Digital converters
‌
US Patent 7154426 Analog-digital converter with advanced scheduling
‌
US Patent 7157933 Configurable circuits, IC's, and systems
‌
US Patent 7157945 Window comparator and method of providing a window comparator function
‌
US Patent 7158062 Clocked DAC current switch
‌
US Patent 7158070 Analog-to-digital converter capable of performing self-test
‌
US Patent 7161377 Bus type connection system in particular for backplanes
‌
US Patent 7161379 Shunted current reduction
‌
US Patent 7161390 Dynamic latching logic structure with static interfaces for implementing improved data setup time
‌
US Patent 7161510 Switching amplifier comprising a delta-sigma modulation circuit
‌
US Patent 7161517 Digital-to-analog converter
‌
US Patent 7161519 PWM modulation circuit and class D amplifier using such PWM modulation circuit
‌
US Patent 7161522 Severe asymmetry compensator for optical recording PRML read channel
‌
US Patent 7164287 Semiconductor device
‌
US Patent 7164288 Electronic circuit with array of programmable logic cells
‌
US Patent 7164294 Method for forming programmable logic arrays using vertical gate transistors
‌
US Patent RE39475 Digitizer having flat tablet with magnetic shield plate
‌
US Patent 7167019 Method and device for transmission with reduced crosstalk
‌
US Patent 7167026 Tri-state circuit using nanotube switching elements
‌
US Patent 7167111 Method of coding and/or decoding binary data for wireless transmission, particularly for radio transmitted data, and equipment for implementing this method
‌
US Patent 7167118 Centered-pulse consecutive edge modulation (CEM) method and apparatus
‌
US Patent 7167119 Delta-sigma modulators with double sampling input networks and systems using the same
‌
US Patent 7170319 Method and an apparatus to reduce duty cycle distortion
‌
US Patent 7170320 Fast pulse powered NOR decode apparatus with pulse stretching and redundancy steering
‌
US Patent 7170432 Addresses generation for interleavers in turbo encoders and decoders
‌
US Patent 7170438 Decision feedback equalizer with bi-directional mode and lookup table
‌
US Patent 7173340 Daisy chaining of serial I/O interface on stacking devices
‌
US Patent 7173485 Phase-compensated filter circuit with reduced power consumption
‌
US Patent 7173554 Method and a digital-to-analog converter for converting a time varying digital input signal
‌
US Patent 7173555 Method and system for nonlinear and affine signal processing
‌
US Patent 7176709 Receiving device
‌
US Patent 7176711 On-die termination impedance calibration device
‌
US Patent 7176714 Multiple data rate memory interface architecture
‌
US Patent 7176725 Fast pulse powered NOR decode apparatus for semiconductor devices
‌
US Patent 7176820 Multiple input sigma-delta architecture
‌
US Patent 7176825 Data-converting circuit, data-converting method, and digital-to-analog converter using the same
‌
US Patent 7180329 Low-jitter adjustable level shifter with native devices and kicker
‌
US Patent 7180332 Clock synchronization circuit
‌
US Patent 7183796 Configuration memory implementation for LUT-based reconfigurable logic architectures
‌
US Patent 7183803 Input device for a semiconductor device
‌
US Patent 7183953 Calibrating automatic test equipment containing interleaved analog-to-digital converters
‌
US Patent 7183957 Signal processing system with analog-to-digital converter using delta-sigma modulation having an internal stabilizer loop
‌
US Patent 7187206 Power savings in serial link transmitters
‌
US Patent 7187207 Leakage balancing transistor for jitter reduction in CML to CMOS converters
‌
US Patent 7187234 Decorrelated power amplifier linearizers
‌
US Patent 7187309 Angle computation method and apparatus for variable reluctance resolver
‌
US Patent 7187313 Fractional-N frequency synthesizer with sigma-delta modulator for variable reference frequencies
‌
US Patent 7190285 Encoding and decoding systems
‌
US Patent 7190287 Method of generating Huffman code length information
‌
US Patent 7190295 Accumulator for adaptive sigma-delta modulation
‌
US Patent 7190296 Low power, high SNR, high order delta sigma modulator stage having integrators with pipelined cross coupled input circuits
‌
US Patent 7193430 Semiconductor integrated circuit device with filter circuit
‌
US Patent 7193431 Resistance compensation method, circuit having a resistance compensation function, and circuit resistance test method
‌
US Patent 7193432 VPA logic circuits
‌
US Patent 7193433 Programmable logic block having lookup table with partial output signal driving carry multiplexer
‌
US Patent 7193437 Architecture for a connection block in reconfigurable gate arrays
‌
US Patent 7193440 Configurable circuits, IC's, and systems
‌
US Patent 7193545 Differential front-end continuous-time sigma-delta ADC using chopper stabilization
‌
US Patent 7196541 Electronic circuit with array of programmable logic cells
‌
US Patent 7196543 Integrated circuit having a programmable input structure with optional fanout capability
‌
US Patent 7196546 Low-swing bus driver and receiver
‌
US Patent 7196548 Single ended current-sensed bus with novel static power free receiver circuit
‌
US Patent 7196651 Analog-to-digital converter (ADC)
‌
US Patent 7199617 Level shifter
‌
US Patent 7199729 Character code conversion methods and systems
‌
US Patent 7202699 Voltage tolerant input buffer
‌
US Patent 7202700 Semiconductor device which exhibits high-speed performance and low power consumption
‌
US Patent 7202704 Leakage sensing and keeper circuit for proper operation of a dynamic circuit
‌
US Patent 7203789 Architecture and methods for computing with reconfigurable resistor crossbars
‌
US Patent 7205791 Bypass-able carry chain in a programmable logic device
‌
US Patent 7205912 Structured set partitioning and multilevel coding for partial response channels
‌
US Patent 7205914 System and method for efficient upsampled signal processing
‌
US Patent 7205917 Pulse width modulator quantisation circuit
‌
US Patent 7205920 Continuous-time-sigma-delta DAC using chopper stabalization
‌
US Patent 7205922 Reference voltage supplying circuit and analog-to-digital converter equipped therewith
‌
US Patent 7208977 Tristate startup operating mode setting device
‌
US Patent 7209056 Floating point signal reversible encoding method, decoding method, device thereof, program, and recording medium thereof
‌
US Patent 7209057 Decode circuitry and a display device using the same
‌
US Patent 7209064 Signal processing system with spreading of a spectrum of harmonic frequencies of a pulse width modulator output signal
‌
US Patent 7209067 Extended dynamic range consecutive edge modulation (CEM) method and apparatus
‌
US Patent 7212032 Method and apparatus for monitoring yield of integrated circuits
‌
US Patent 7212038 Line driver for transmitting data
‌
US Patent 7212062 Power supply noise insensitive multiplexer
‌
US Patent 7212144 Flash ADC
‌
US Patent 7215135 Single event upset hardened circuitry without sensitivity to overshoot and/or undershoot conditions
‌
US Patent 7215140 Programmable logic device having regions of non-repairable circuitry within an array of repairable circuitry and associated configuration hardware and method
‌
US Patent 7215144 Pre-emphasis driver with constant impedance
‌
US Patent 7215261 DVD recording method and rewritable DVD apparatus
‌
US Patent 7215265 Device and method for robust decoding of arithmetic codes
‌
US Patent 7215272 Schemes to implement multi-level PWM in digital system
‌
US Patent 7215581 Triple redundant latch design with low delay time
‌
US Patent 7218139 Programmable integrated circuit providing efficient implementations of arithmetic functions
‌
US Patent 7218141 Techniques for implementing hardwired decoders in differential input circuits
‌
US Patent 7218143 Integrated circuit having fast interconnect paths between memory elements and carry logic
‌
US Patent 7218145 Level conversion circuit
‌
US Patent 7218150 Semiconductor integrated circuit device and differential small-amplitude data transmission apparatus
‌
US Patent 7218263 Generating bit-streams with higher compression gains
‌
US Patent 7220638 Method for fabricating semiconductor device
‌
US Patent 7224181 Clock distribution in a configurable IC
‌
US Patent 7224297 Compressing log files
‌
US Patent 7224298 ADC background calibration timing
‌
US Patent 7224303 Data driving apparatus in a current driving type display device
‌
US Patent 7230560 Image compression and decompression
‌
US Patent 7233168 Methods of setting and resetting lookup table memory cells
‌
US Patent 7233169 Bidirectional register segmented data busing
‌
US Patent 7233170 Programmable driver delay
‌
US Patent 7233269 Method and apparatus for constructing efficient codes for Wyner-Ziv video compression systems
‌
US Patent 7236002 Digital CMOS-input with N-channel extended drain transistor for high-voltage protection
‌
US Patent 7236009 Operational time extension
‌
US Patent 7236107 System and method for identifying optimal encoding for a given trace
‌
US Patent 7239170 Apparatus and methods for improved input/output cells
‌
US Patent 7239173 Programmable memory element with power save mode in a programmable logic device
‌
US Patent 7239182 Predriver circuit
‌
US Patent 7242213 Memory module and method having improved signal routing topology
‌
US Patent 7242217 Output reporting techniques for hard intellectual property blocks
‌
US Patent 7242218 Techniques for combining volatile and non-volatile programmable logic on an integrated circuit
‌
US Patent 7245150 Combined multiplex or/flop
‌
US Patent 7245152 Voltage-level shifter
‌
US Patent 7245153 Level shift circuit having timing adjustment circuit for maintaining duty ratio
‌
US Patent 7245158 Circuit wiring layout in semiconductor memory device
‌
US Patent 7248075 Level shifter with low leakage current
‌
US Patent 7248186 Noise management method and circuits suitable for utilization in circuits and systems having a switched data port
‌
US Patent 7248191 Variable-length coding method, variable-length coding device and imaging system
‌
US Patent 7250883 A/D converter
‌
US Patent 7253654 Superconducting qubits having a plurality of capacitive couplings
‌
US Patent 7253656 Calibration circuit for a driver control circuit, and driver control circuit
‌
US Patent 7253760 Method for adjusting signal generator and signal generator
‌
US Patent 7256612 Programmable logic block providing carry chain with programmable initialization values
‌
US Patent 7256617 Method and apparatus to linearize output buffer and on-chip termination
‌
US Patent 7256618 Semiconductor integrated circuit device
‌
US Patent 7256622 AND, OR, NAND, and NOR logical gates
‌
US Patent 7256715 Data compression using dummy codes
‌
US Patent 7256720 Output filter for delta sigma modulator and digital signal processor provided with the same
‌
US Patent 7259589 Visual or multimedia interface bus switch with level-shifted ground and input protection against non-compliant transmission-minimized differential signaling (TMDS) transmitter
‌
US Patent 7259695 Low-profile multi-turn encoder systems and methods
‌
US Patent 7259698 Data encoding apparatus, data encoding method, and recording medium recorded with program
‌
US Patent 7265574 Fail-safe method and circuit
‌
US Patent 7265580 Semiconductor-integrated circuit utilizing magnetoresistive effect elements
‌
US Patent 7265581 Level shifter
‌
US Patent 7265589 Independent gate control logic circuitry
‌
US Patent 7265692 Data compression system based on tree models
‌
US Patent 7265704 Domino analog to digital conversion architecture
‌
US Patent 7265706 Minimized SAR-type column-wide ADC for image sensors
‌
US Patent 7268576 Superconducting qubit with a plurality of capacitive couplings
‌
US Patent 7268709 Method for generating codeword using repetition
‌
US Patent 7268719 Analogue to digital conversion device operable on different sampling clocks
‌
US Patent 7271617 Electronic circuit with array of programmable logic cells
‌
US Patent 7271748 System and method for providing a thermometer coded output filter
‌
US Patent 7271752 Arrangement for the operation of field devices of an administration and maintenance unit of a building
‌
US Patent 7274207 Semiconductor-integrated circuit utilizing magnetoresistive effect elements
‌
US Patent 7274213 Method and apparatus for automatic protocol generation
‌
US Patent 7274214 Efficient tile layout for a programmable logic device
‌
US Patent 7277035 Method and apparatus for reducing noise in a digital-to-analog converter (DAC) having a chopper output stage
‌
US Patent 7279930 Architecture for routing resources in a field programmable gate array
‌
US Patent 7279934 Apparatus for delivering inputted signal data
‌
US Patent 7279935 Method and apparatus for reducing clock enable setup time in a multi-enabled clock gating circuit
‌
US Patent 7280057 Dictionary-based compression and decompression
‌
US Patent 7282953 Pre-buffer level shifter and input/output buffer apparatus
‌
US Patent 7285975 Termination providing apparatus mounted on memory module or socket and memory system using the apparatus
‌
US Patent 7286074 Semiconductor integrated circuit for communication including analog-to-digital conversion circuit
‌
US Patent 7288958 Slew rate calibrating circuit and slew rate calibrating method
‌
US Patent 7288960 Sharing a static random-access memory (SRAM) table between two or more lookup tables (LUTs) that are equivalent to each other
‌
US Patent 7288961 Tri-state circuit using nanotube switching elements
‌
US Patent 7288966 Programmable impedance controller and method for operating
‌
US Patent 7288967 Differential output driver and semiconductor device having the same
‌
US Patent 7288969 Zero clock delay metastability filtering circuit
‌
US Patent 7292062 Distribution of signals throughout a spine of an integrated circuit
‌
US Patent 7292063 Method of interconnect for multi-slot metal-mask programmable relocatable function placed in an I/O region
‌
US Patent 7292064 Minimizing timing skew among chip level outputs for registered output signals
‌
US Patent 7292067 Method and apparatus for buffering bi-directional open drain signal lines
‌
US Patent 7292161 NB/MB coding apparatus and method using both disparity independent and disparity dependent encoded vectors
‌
US Patent 7292163 Circuit for and method of encoding a data stream
‌
US Patent 7295042 Buffer
‌
US Patent 7298173 Slew rate control circuit for small computer system interface (SCSI) differential driver
‌
US Patent 7298177 Method and mechanism to determine keeper size
‌
US Patent RE39925 Fast JPEG huffman encoding and decoding
‌
US Patent 7301365 On-chip source termination in communication systems
‌
US Patent 7301369 Programmable gate array apparatus and method for switching circuits
‌
US Patent 7301371 Transmitter of a semiconductor device
‌
US Patent 7301487 Image sensor capable of cancelling offset voltage of semiconductor device included therein
‌
US Patent 7301489 Dithering noise cancellation for a delta-sigma modulator
‌
US Patent 7301491 Switching amplifier
‌
US Patent 7301492 Controlled sampling module and method for use therewith
‌
US Patent 7304496 Mask-programmable logic device with programmable input/output ports
‌
US Patent 7304497 Methods and apparatus for programmably powering down structured application-specific integrated circuits
‌
US Patent 7304500 Programmable logic module and upgrade method thereof
‌
US Patent 7304502 Level shifter and flat panel display comprising the same
‌
US Patent 7304506 Differential output circuit and semiconductor device having the same
‌
US Patent 7304509 Impedance circuit, power supply device
‌
US Patent 7307451 Field programmable gate array device
‌
US Patent 7307453 Method and system for parallel state machine implementation
‌
US Patent 7307560 Phase linearity test circuit
‌
US Patent 7312627 Decoding circuit for on die termination in semiconductor memory device and its method
‌
US Patent 7312630 Configurable integrated circuit with built-in turns
‌
US Patent 7312631 Structures and methods for avoiding hold time violations in a programmable logic device
‌
US Patent 7312633 Programmable routing structures providing shorter timing delays for input/output signals
‌
US Patent 7312738 Apparatus and method for sigma delta signal treatment
‌
US Patent 7312740 Current steering digital-to-analog converter
‌
US Patent 7315182 Circuit to observe internal clock and control signals in a receiver with integrated termination and common mode control
‌
US Patent 7315185 Low voltage differential signal receiver and methods of calibrating a termination resistance of a low voltage differential signal receiver
‌
US Patent 7315273 Analog-to-digital conversion method, analog-to-digital converter, semiconductor device for detecting distribution of physical quantity, and electronic apparatus
‌
US Patent 7317333 Large loading split I/O driver with negligible crowbar
‌
US Patent 7317335 Level shifter with low leakage current
‌
US Patent 7317338 Data input buffer in semiconductor device
‌
US Patent 7317407 Floating point signal reversible encoding method, decoding method, device thereof, program, and recording medium thereof
‌
US Patent 7317780 Shift register circuit
‌
US Patent 7319344 Pulsed flop with embedded logic
‌
US Patent 7319415 Chroma deblocking filter
‌
US Patent 7319419 Switched capacitor circuit with current source offset DAC and method
‌
US Patent 7321239 Differential line receiver
‌
US Patent 7321320 DSV control apparatus and DSV control method
‌
US Patent 7321329 Analog-to-digital converter and semiconductor device
‌
US Patent 7323904 Look-up table
‌
US Patent 7323908 Cascaded pass-gate test circuit with interposed split-output drive devices
‌
US Patent 7323910 Circuit arrangement and method for producing a dual-rail signal
‌
US Patent 7324032 Method of matching dynamic elements and multi-bit data converter
‌
US Patent 7324098 Driving circuit for display device
‌
US Patent 7327126 Diode circuit
‌
US Patent 7327297 Source driver of liquid crystal display and the driving method
‌
US Patent 7327615 Electric potential switching circuit, flash memory with electric potential switching circuit, and method of switching electric potential
‌
US Patent 7330050 Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
‌
US Patent 7330052 Area efficient fractureable logic elements
‌
US Patent 7330143 Digital/analog converter
‌
US Patent 7330146 Minimized SAR-type column-wide ADC for image sensors
‌
US Patent 7332928 Use of a third state applied to a digital input terminal of a circuit to initiate non-standard operational modes of the circuit
‌
US Patent 7332929 Wide-scan on-chip logic analyzer with global trigger and interleaved SRAM capture buffers
‌
US Patent 7332932 Serial link receiver with wide input voltage range and tolerance to high power voltage supply
‌
US Patent 7333040 Flash ADC with sparse codes matched to input noise
‌
US Patent 7336102 Error correcting logic system
‌
US Patent 7336104 Multiple-output transistor logic circuit
‌
US Patent 7336105 Dual gate transistor keeper dynamic logic
‌
US Patent 7336213 Polarity independent precision measurement of an input voltage signal
‌
US Patent 7339396 Method and apparatus for ameliorating the effects of noise generated by a bus interface
‌
US Patent 7339397 Data output apparatus and method
‌
US Patent 7339400 Interface port for electrically programmed fuses in a programmable logic device
‌
US Patent 7339401 Nanotube-based switching elements with multiple controls
‌
US Patent 7339505 Image compression and decompression
‌
US Patent 7339510 Accumulator for adaptive sigma-delta modulation
‌
US Patent 7342414 Fast router and hardware-assisted fast routing method
‌
US Patent 7342418 Low voltage differential signal receiver
‌
US Patent 7342420 Low power output driver
‌
US Patent 7342423 Circuit and method for calculating a logical combination of two input operands
‌
US Patent 7342517 Apparatus and method of binary image compression
‌
US Patent 7342568 Shift register circuit
‌
US Patent 7345502 Design security for configurable devices
‌
US Patent 7345503 Method and apparatus for impedance matching in transmission circuits using tantalum nitride resistor devices
‌
US Patent 7345507 Multi-product die configurable as two or more programmable integrated circuits of different logic capacities
‌
US Patent 7345508 Programmable logic device having a programmable selector circuit
‌
US Patent 7345605 Pulse amplitude-modulated signal processing
‌
US Patent 7348799 System and method for generating a trigger signal
‌
US Patent 7348800 Level shift circuit
‌
US Patent 7348802 Differential receiver
‌
US Patent 7348806 Accelerated N-channel dynamic register
‌
US Patent 7348913 Arbitrary waveform generator, arbitrary waveform generate method, testing apparatus, and program
‌
US Patent 7352207 Output driver with common mode feedback
‌
US Patent 7355446 Voltage conversion circuit with stable transition delay characteristic
‌
US Patent 7355447 Level shifter circuit
‌
US Patent 7355448 Semiconductor memory device for internally controlling strength of output driver
‌
US Patent 7355449 High-speed serial data transmitter architecture
‌
US Patent 7355454 Energy recovery boost logic
‌
US Patent 7358764 Preset and reset circuitry for programmable logic device memory elements
‌
US Patent 7358769 XOR circuit
‌
US Patent 7358771 System including a single ended switching topology for high-speed bidirectional signaling
‌
US Patent 7358881 Quantizer overload prevention for feed-back type delta-sigma modulators
‌
US Patent 7362128 Programmable impedance control circuit in semiconductor device and impedance range shifting method thereof
‌
US Patent 7362134 Circuit and method for latch bypass
‌
US Patent 7362140 Low swing current mode logic family
‌
US Patent 7363545 System and method for overcoming download cable bottlenecks during programming of integrated circuit devices
‌
US Patent 7365564 Apparatus and method for controlling on die termination
‌
US Patent 7365571 Input buffer with wide input voltage range
‌
US Patent 7365575 Gated clock logic circuit
‌
US Patent 7365661 Power converter circuitry and method
‌
US Patent 7368943 Enhanced scheme to implement an interconnection fabric using switching networks in hierarchy
‌
US Patent 7368949 Output driver and output driving method for enhancing initial output data using timing
‌
US Patent 7368950 High speed transceiver with low power consumption
‌
US Patent 7369069 Semiconductor device
‌
US Patent 7372305 Scannable dynamic logic latch circuit
‌
US Patent 7375555 Five volt tolerant integrated circuit signal pad with three volt assist
‌
US Patent 7375665 Image processing method and analog front end circuit
‌
US Patent 7378866 Method and apparatus for impedance matching in transmission circuits using tantalum nitride resistor devices
‌
US Patent 7378869 Lookup table circuits programmable to implement flip-flops
‌
US Patent 7378871 Programmable device with structure for storing configuration information
‌
US Patent 7378872 Programmable logic device architecture with multiple slice types
‌
US Patent 7378894 Method and system for clock routing and compensation
‌
US Patent 7379009 AD converter and radio receiver
‌
US Patent 7382152 I/O interface circuit of integrated circuit
‌
US Patent 7382153 On-chip resistor calibration for line termination
‌
US Patent 7382161 Accelerated P-channel dynamic register
‌
US Patent 7382162 High-density logic techniques with reduced-stack multi-gate field effect transistors
‌
US Patent 7385414 Impedance controllable ouput drive circuit in semiconductor device and impedance control method therefor
‌
US Patent 7385416 Circuits and methods of implementing flip-flops in dual-output lookup tables
‌
US Patent 7385424 High-speed differential receiver
‌
US Patent 7388404 Driver circuit that limits the voltage of a wave front launched onto a transmission line
‌
US Patent 7388405 Signal transmission circuit
‌
US Patent 7388406 CML circuit devices having improved headroom
‌
US Patent 7388522 Sequentially decoded low density parity coding (LDPC) forward error correction (FEC) in orthogonal frequency division modulation (OFDM) systems
‌
US Patent 7391229 Techniques for serially transmitting on-chip termination control signals
‌
US Patent 7391231 Switch selectable terminator for differential and pseudo-differential signaling
‌
US Patent 7391238 Semiconductor memory device having pre-emphasis signal generator
‌
US Patent 7391239 Bus driver circuit
‌
US Patent 7391250 Data retention cell and data retention method based on clock-gating and feedback mechanism
‌
US Patent 7394285 Circuit for driving bus
‌
US Patent 7394294 Complementary pass-transistor logic circuit and semiconductor device
‌
US Patent 7394407 Systematic encoding and decoding of chain reaction codes
‌
US Patent 7394417 A/D converter
‌
US Patent 7397276 Logic block control architectures for programmable logic devices
‌
US Patent 7397277 Magnetic transistor circuit with the EXOR function
‌
US Patent 7397279 Voltage level translator circuit with wide supply voltage range
‌
US Patent 7397283 Digital A/V transmission PHY signaling format conversion, multiplexing, and de-multiplexing
‌
US Patent 7397284 Bootstrapped circuit
‌
US Patent 7397285 Magnetic transistor with the AND/NAND/NOR/OR functions
‌
US Patent 7397396 Modulation methods and systems
‌
US Patent 7397401 Arithmetic decode without renormalization costs
‌
US Patent 7397403 Range compression in oversampling analog-to-digital converters using differential input signals
‌
US Patent 7397405 Audio device arrangement structure for a motorcycle, and motorcycle incorporating same
‌
US Patent 7400169 Inductor-tuned buffer circuit with improved modeling and design
‌
US Patent 7400170 Differential current-mode driver with high common-mode range and controlled edge rates
‌
US Patent 7400171 Electronic switch having extended voltage range
‌
US Patent 7400172 Miller capacitance tolerant buffer element
‌
US Patent 7400280 Analog to digital converter calibration via synchronous demodulation
‌
US Patent 7400284 Low noise data conversion circuits and methods and systems using the same
‌
US Patent 7403032 Tunneling diode logic IC using CML-type input driving circuit configuration and monostable bistable transition logic element (MOBILE)
‌
US Patent 7403036 Interface circuit
‌
US Patent 7403139 Electronic apparatus and control method thereof using sample rate converter
‌
US Patent 7405592 Integrated circuit capable of minimizing switch transitions
‌
US Patent 7405593 Systems and methods for transmitting signals across integrated circuit chips
‌
US Patent 7405595 High-side transistor driver having positive feedback for improving speed and power saving
‌
US Patent 7405596 Driver circuit
‌
US Patent 7408380 Method and apparatus for a redundant transceiver architecture
‌
US Patent 7408382 Configurable circuits, IC's, and systems
‌
US Patent 7408385 Receiver circuit, differential signal receiver circuit, interface circuit, and electronic instrument
‌
US Patent 7408386 Bootstrap inverter circuit
‌
US Patent 7411412 Semiconductor integrated circuit
‌
US Patent 7411416 Technology for supressing noise of data bus circuit
‌
US Patent 7411418 Efficient representation of state transition tables
‌
US Patent 7411419 Input/output systems and methods
‌
US Patent 7411420 High-speed input signal receiver circuit
‌
US Patent 7411421 Apparatus and method for generating differential signal using single-ended drivers
‌
US Patent 7411423 Logic activation circuit
‌
US Patent 7411424 Programmable logic function generator using non-volatile programmable memory switches
‌
US Patent 7411425 Method for power consumption reduction in a limited-switch dynamic logic (LSDL) circuit
‌
US Patent 7411528 Apparatus and method of processing an audio signal
‌
US Patent 7411537 Digitizer arrangement
‌
US Patent 7414429 Integration of high-speed serial interface circuitry into programmable logic device architectures
‌
US Patent 7414435 Circuit arrangement and method for converting logic signal levels and use of the circuit arrangement
‌
US Patent 7414549 Wyner-Ziv coding based on TCQ and LDPC codes
‌
US Patent 7417452 Techniques for providing adjustable on-chip termination impedance
‌
US Patent 7417454 Low-swing interconnections for field programmable gate arrays
‌
US Patent 7417459 On-die offset reference circuit block
‌
US Patent 7417460 Multi-standard transmitter
‌
US Patent 7417462 Variable external interface circuitry on programmable logic device integrated circuits
‌
US Patent 7417466 Flip-flop circuit and frequency divider using the flip-flop circuit
‌
US Patent 7417469 Compensation for leakage current from dynamic storage node variation by the utilization of an automatic self-adaptive keeper
‌
US Patent 7420386 Techniques for providing flexible on-chip termination control on integrated circuits
‌
US Patent 7420387 Semiconductor device capable of controlling OCD and ODT circuits and control method used by the semiconductor device
‌
US Patent 7420389 Clock distribution in a configurable IC
‌
US Patent 7420393 Single gate oxide level shifter
‌
US Patent 7420394 Latching input buffer circuit with variable hysteresis
‌
US Patent 7420395 Output buffer circuit and system including the output buffer circuit
‌
US Patent 7420403 Latch circuit and flip-flop
‌
US Patent 7420496 Digital/analog converting apparatus with high resolution
‌
US Patent 7423453 Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
‌
US Patent 7423558 Digital/analog conversion circuit
‌
US Patent 7423559 Reproduction apparatus
‌
US Patent 7423561 Modulation methods and systems
‌
US Patent 7424697 Assigning inputs of look-up tables to improve a design implementation in a programmable logic device
‌
US Patent 7425842 Logic basic cell
‌
US Patent 7427873 Systems and methods for current management for digital logic devices
‌
US Patent 7427875 Flip-flop circuit
‌
US Patent 7427876 Reversible sequential element and reversible sequential circuit thereof
‌
US Patent 7427877 Level shift circuit, and actuator apparatus and optical switch system using same
‌
US Patent 7427878 Low-voltage differential signal driver for high-speed digital transmission
‌
US Patent 7427934 Method and circuit for recovering a clock
‌
US Patent 7428160 Nonvolatile programmable logic circuit
‌
US Patent 7428465 Testing control methods for use in current management systems for digital logic devices
‌
US Patent 7432730 Time based driver output transition (slew) rate compensation
‌
US Patent 7432731 Method and apparatus to calibrate DRAM on resistance (Ron) and on-die termination (ODT) values over process, voltage and temperature (PVT) variations
‌
US Patent 7432735 Programmable gate array apparatus and method for switching circuits
‌
US Patent 7432738 Reversible sequential apparatuses
‌
US Patent 7432739 Low voltage complementary metal oxide semiconductor process tri-state buffer
‌
US Patent 7432740 Level conversion circuit for converting voltage amplitude of signal
‌
US Patent 7432835 Variable length decoding method and device
‌
US Patent 7436205 Semiconductor device reducing power consumption in standby mode
‌
US Patent 7436208 Carry circuit with power-save mode
‌
US Patent 7436211 Transparent latch circuit
‌
US Patent 7436212 Interface circuit power reduction
‌
US Patent 7436215 Transmitter
‌
US Patent 7439760 Configurable on-die termination
‌
US Patent 7439880 Image coding device
‌
US Patent 7439896 Capacitive digital to analog and analog to digital converters
‌
US Patent 7443193 Techniques for providing calibrated parallel on-chip termination impedance
‌
US Patent 7443201 Low voltage differential signaling receiver with a digital resistor unit and low voltage differential signaling interface system having the same
‌
US Patent 7443319 Precision-resolution constrained coding scheme
‌
US Patent 7443331 Multiple-bank CMOS image sensor system and method
‌
US Patent 7446566 Level shifter
‌
US Patent 7446567 Signal transmission apparatus and interconnection structure
‌
US Patent 7446568 Receiver start-up compensation circuit
‌
US Patent 7446569 Line driving circuit of semiconductor device
‌
US Patent 7449915 VPA logic circuits
‌
US Patent 7449916 Voltage level shift circuit
‌
US Patent 7449917 Level shifting circuit for semiconductor device
‌
US Patent 7449919 Driver circuit bias control
‌
US Patent 7450032 System and method for encoding a signal using compressed sensor measurements
‌
US Patent 7450039 Transmission device and electronic apparatus with self-diagnostic function, and self-diagnostic method for use therein
‌
US Patent 7453388 Slice voltage compensation
‌
US Patent 7454535 Bidirectional data repeater switch
‌
US Patent 7456655 System and process for overcoming wire-bond originated cross-talk
‌
US Patent 7456656 Semiconductor device and method of manufacturing the same
‌
US Patent 7459931 Programmable logic devices with transparent field reconfiguration
‌
US Patent 7459936 Fast/slow state machine latch
‌
US Patent 7460035 Balanced code with opportunistically reduced transitions
‌
US Patent 7463064 Level shifter having extended input level
‌
US Patent 7463065 Low power single-rail-input voltage level shifter
‌
US Patent 7463178 Reconfigurable signal processor for raw data patterns
‌
US Patent 7468615 Voltage level shifter
‌
US Patent 7468617 Electrostatic discharge (ESD) protection device for use with multiple I/O standards
‌
US Patent 7468682 Portable recorder/players with power-saving buffers
‌
US Patent 7471103 Method for implementing complex logic within a memory array
‌
US Patent 7471107 Active biasing in metal oxide semiconductor (MOS) differential pairs
‌
US Patent 7471112 Differential amplifier circuit
‌
US Patent 7471115 Error correcting logic system
‌
US Patent 7471230 Analog-to-digital converter and semiconductor device
‌
US Patent 7474119 Logic circuit apparatus and timeshare operating method of a programmable logic circuit
‌
US Patent 7474124 Electronic circuit for maintaining and controlling data bus state
‌
US Patent 7474132 Automatic self-adaptive keeper system with current sensor for real-time/online compensation for leakage current variations
‌
US Patent 7474177 Efficiency-improved tuning assembly for radio frequency filters and method for forming the same
‌
US Patent 7474235 Automatic power control system for optical disc drive and method thereof
‌
US Patent 7477069 Digital method and device for transmission with reduced crosstalk
‌
US Patent 7477072 Circuit for and method of enabling partial reconfiguration of a device having programmable logic
‌
US Patent 7479798 Selectively disabled output
‌
US Patent 7479800 Variable impedance sense architecture and method
‌
US Patent 7479803 Techniques for debugging hard intellectual property blocks
‌
US Patent 7479909 Suppression of even-numbered harmonic distortion in a non-linear element
‌
US Patent 7479913 Configurable analog to digital converter
‌
US Patent 7479916 High resolution column-based analog-to-digital converter with wide input voltage range for dental X-ray CMOS image sensor
‌
US Patent 7482831 Soft error tolerant flip flops
‌
US Patent 7482832 Termination circuit and semiconductor device comprising that termination circuit
‌
US Patent 7482833 Method and circuit for controlling pin capacitance in an electronic device
‌
US Patent 7482834 Programmable multiplexer
‌
US Patent 7482838 High-speed differential receiver
‌
US Patent 7482840 Semiconductor integrated circuit
‌
US Patent 7482961 Digital feedthrough cancellation
‌
US Patent 7483013 Semiconductor circuit, display device, and electronic appliance therewith
‌
US Patent 7489158 Feedback circuit for line load compensation and reflection reduction
‌
US Patent 7489259 Sample rate converter and method to perform sample rate conversion
‌
US Patent 7489738 Pre-emphasis automatic adjusting method and data transmission system using same
‌
US Patent 7492190 Semiconductor memory device capable of adjusting effective data period
‌
US Patent 7492191 Design structure for high speed differential receiver with an integrated multiplexer input
‌
US Patent 7492204 Generic flexible timer design
‌
US Patent 7495465 PVT variation detection and compensation circuit
‌
US Patent 7495468 Semiconductor memory device with on die termination circuit
‌
US Patent 7495469 On-die termination circuit and driving method thereof
‌
US Patent 7495470 Negative feedback circuit and method and apparatus for implementing on-chip impedance matching for transmission line by using same
‌
US Patent 7495474 Integrated circuit device and electronic instrument
‌
US Patent 7495475 Drive circuit
‌
US Patent 7495583 Flat-top reflection-based optical encoders
‌
US Patent 7498839 Low power zones for programmable logic devices
‌
US Patent 7498842 High speed voltage level shifter circuits
‌
US Patent 7498957 Jitter-free sample rate conversion
‌
US Patent 7501852 Tolerant input circuit
‌
US Patent 7501853 Data processing circuit
‌
US Patent 7501854 True/complement generator having relaxed setup time via self-resetting circuitry
‌
US Patent 7501856 Voltage level shifter
‌
US Patent 7501860 Differential input driver using current feedback and cross-coupled common base devices
‌
US Patent 7501898 Method and apparatus for generating an optimized reference current threshold
‌
US Patent 7501974 Analog digital converter
‌
US Patent 7502378 Flexible wrapper architecture for tiled networks on a chip
‌
US Patent 7504851 Fault tolerant asynchronous circuits
‌
US Patent 7504855 Multiple data rate memory interface architecture
‌
US Patent 7504857 Functional cells for automated I/O timing characterization of an integrated circuit
‌
US Patent 7504858 Configurable integrated circuit with parallel non-neighboring offset connections
‌
US Patent 7504864 Method for controlling the evaluation time of a state machine
‌
US Patent 7504872 Generic flexible timer design
‌
US Patent 7508233 Full-adder of complementary carry logic voltage compensation
‌
US Patent 7508234 Optically reconfigurable gate array write state inspection method, write state inspection device, and optically reconfigurable gate array
‌
US Patent 7508323 Rotation-angle detecting apparatus
‌
US Patent 7511528 Device and method to eliminate step response power supply perturbation
‌
US Patent 7511642 Apparatus and method for block interleaving using mixed radix system in MB-OFDM
‌
US Patent 7511651 Interface for multiple receivers and a resistor ladder
‌
US Patent 7512028 Integrated circuit feature definition using one-time-programmable (OTP) memory
‌
US Patent 7514951 Negative voltage noise-free circuit for multi-functional pad
‌
US Patent 7514952 I/O circuitry for reducing ground bounce and VCC sag in integrated circuit devices
‌
US Patent 7514954 Method and apparatus for output driver calibration
‌
US Patent 7514955 Semiconductor memory device with ability to effectively adjust operation time for on-die termination
‌
US Patent 7514956 Semiconductor device
‌
US Patent 7514962 Configurable I2C interface
‌
US Patent 7515071 Method and system for audio CODEC voice ADC processing
‌
US Patent 7518394 Process monitor vehicle
‌
US Patent 7518396 Apparatus and method for reconfiguring a programmable logic device
‌
US Patent 7518400 Barrel shifter implemented on a configurable integrated circuit
‌
US Patent 7518401 Differential clock tree in an integrated circuit
‌
US Patent 7518408 Synchronizing modules in an integrated circuit
‌
US Patent 7518409 Input stage of semiconductor device with multiple pads of common function, and multi-chip package having the same
‌
US Patent 7518415 Voltage buffer and source driver thereof
‌
US Patent 7521957 Impedance controller for semiconductor device
‌
US Patent 7521958 Hybrid configurable circuit for a configurable IC
‌
US Patent 7521961 Method and system for partially reconfigurable switch
‌
US Patent 7521963 System and method for providing a low standby power interface for a low voltage I2C compatible bus
‌
US Patent 7521966 USB 2.0 transmitter using only 2.5 volt CMOS devices
‌
US Patent 7522071 Metric sampling method
‌
US Patent 7522072 Systems and methods for multi-level embedded coding and decoding
‌
US Patent 7522077 Method and apparatus for testing data converters
‌
US Patent 7525337 On-die termination circuit and method for semiconductor memory apparatus
‌
US Patent 7525340 Programmable logic device architecture for accommodating specialized circuitry
‌
US Patent 7525341 Time-balanced multiplexer switching methods and apparatus
‌
US Patent 7525345 Swing limiter
‌
US Patent 7525393 Digital frequency multiplier circuit
‌
US Patent 7525455 Coder apparatus for resonant power conversion and method
‌
US Patent 7525466 Hardware-efficient reconstruction for periodic non-uniformly sampled signals
‌
US Patent 7528626 Semiconductor memory device with ZQ calibration circuit
‌
US Patent 7528629 Low-power low-voltage multi-level variable-resistor line driver
‌
US Patent 7528631 Logic gate, scan driver and organic light emitting diode display using the same
‌
US Patent 7528688 Ferrite-piezoelectric microwave devices
‌
US Patent 7528781 Circularly polarized antenna
‌
US Patent 7532028 Impedance matching circuit and related method thereof
‌
US Patent 7532034 Mixed voltage input/output buffer having low-voltage design
‌
US Patent 7532132 Systematic encoding and decoding of chain reaction codes
‌
US Patent 7532144 AD converter and radio receiver
‌
US Patent 7533208 Hot plug control apparatus and method
‌
US Patent 7533249 Reconfigurable integrated circuit, circuit reconfiguration method and circuit reconfiguration apparatus
‌
US Patent 7535251 Semiconductor device and impedance adjusting method thereof
‌
US Patent 7535252 Configurable ICs that conditionally transition through configuration data sets
‌
US Patent 7535255 Logic integrated circuit having dynamic substitution function, information processing apparatus using the same, and dynamic substitution method of logic integrated circuit
‌
US Patent 7535394 High speed arbitrary waveform generator
‌
US Patent 7535395 Digital potentiometer including plural bulk impedance devices
‌
US Patent 7535396 Digital-to-analog converter (DAC) having filter sections with differing polarity
‌
US Patent 7535400 Analog error correction for a pipelined charge-domain A/D converter
‌
US Patent 7538573 Dynamic output buffer circuit
‌
US Patent 7538581 Fast AC coupled level translator
‌
US Patent 7538583 High voltage integrated circuit driver with a high voltage PMOS bootstrap diode emulator
‌
US Patent 7538622 Multiple reference frequency fractional-N PLL (phase locked loop)
‌
US Patent 7538625 Method and enhanced phase locked loop circuits for implementing effective testing
‌
US Patent 7538698 Apparatus and method of generating DBI signal in semiconductor integrated circuit
‌
US Patent 7538743 Balanced and shortened antennas
‌
US Patent 7541838 Transmitter swing control circuit and method
‌
US Patent 7541840 Buffer circuit having electrostatic discharge protection
‌
US Patent 7541948 Variable length coding method and variable length decoding method
‌
US Patent 7545165 System architectures for and methods of scheduling on-chip and across-chip noise events in an integrated circuit
‌
US Patent 7545171 Input/output device with fixed value during sleep mode or at a time of supplying initial voltage to system
‌
US Patent 7545172 Voltage converter apparatus
‌
US Patent 7545175 Slew rate controlled digital output buffer without resistors
‌
US Patent 7545330 Antenna device including surface-mounted element
‌
US Patent 7548127 Digitally controlled ring oscillator
‌
US Patent 7548209 Portable wireless communication apparatus
‌
US Patent 7550994 Programmable logic device with on-chip nonvolatile user memory
‌
US Patent 7552410 Estimating LUT power usage
‌
US Patent 7554360 High speed level shifter circuit in advanced CMOS technology
‌
US Patent 7554472 Sigma-delta modulator
‌
US Patent 7554475 Low-power inverted ladder digital-to-analog converter
‌
US Patent 7557603 Method and apparatus for output driver calibration, and memory devices and system embodying same
‌
US Patent 7557609 Configurable integrated circuit with different connection schemes
‌
US Patent 7557615 High-speed serial data transmitter architecture
‌
US Patent 7557744 PWM driver and class D amplifier using same
‌
US Patent 7560957 High-speed CML circuit design
‌
US Patent 7561073 Apparatus and method for multiple description encoding
‌
US Patent 7567193 Continuous time delta-sigma modulator and electronic circuit including the same
‌
US Patent 7570183 System of multi-channel analog signal generation and controlled activation of multiple peripheral devices
‌
US Patent 7573407 Memory efficient adaptive block coding
‌
US Patent 7592840 Domino circuit with disable feature
‌
US Patent 7633737 Liquid immersed surge arrester
‌
US Patent 7719312 Apparatus for configuring I/O signal levels of interfacing logic circuits
‌
US Patent 7884745 Analogue to digital conversion
‌
US Patent 7990174 Circuit for calibrating impedance and semiconductor apparatus using the same
‌
US Patent 7994658 Windfarm collector system loss optimization
‌
US Patent 7995314 Devices, systems, and methods for managing a circuit breaker
‌
US Patent 8000075 Tube integrity safety switch
‌
US Patent 8000077 DC noise absorbing device for preventing surges and regulating voltages
‌
US Patent 8004119 Multi-function three-phase active power filter
‌
US Patent 8004811 Power strip having surge protective circuit
‌
US Patent 8008800 Harvester multiple engine energy control system
‌
US Patent 8008805 Power conversion apparatus and motor drive system
‌
US Patent 8008806 Metering pump power source
‌
US Patent 8009401 Voltage surge protection device comprising selective disconnection means
‌
US Patent 8009402 Surge arrester with a cage design, and a production method for it
Edits on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8009402 Surge arrester with a cage design, and a production method for it
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8009401 Voltage surge protection device comprising selective disconnection means
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8008805 Power conversion apparatus and motor drive system

Find more people like Rexford Barnie

Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Golden Query Tool
Golden logo