Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Thong Q Le
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox
(
-583
properties)
Infobox
Patent primary examiner of
US Patent 11170868 Semiconductor memory devices and memory systems
US Patent 7088608 Reducing power consumption during MRAM writes using multiple current levels
US Patent 7095653 Common wordline flash array architecture
US Patent 7099184 Magnetic random access memory
US Patent 7099210 Semiconductor memory device having memory cells with floating gates and memory cell threshold voltage control method
US Patent 7102920 Soft-reference three conductor magnetic memory storage device
US Patent 7102950 Fuse data storage system using core memory
US Patent 7106648 X-address extractor and memory for high speed operation
US Patent 7106649 Semiconductor memory device
US Patent 7110306 Dual access DRAM
US Patent 7116571 Semiconductor integrated circuit
US Patent 7116581 Nonvolatile semiconductor memory device and method of programming in nonvolatile semiconductor memory device
US Patent 7120066 Memory device for multiplexing input and output operation
US Patent 7120085 Pseudo SRAM having combined synchronous and asynchronous mode register set
US Patent 7123500 1P1N 2T gain cell
US Patent 7123510 Non-volatile semiconductor memory device
US Patent 7123522 Method and apparatus for achieving low power consumption during power down
US Patent 7123527 Redundancy fuse circuit
US Patent 7123536 Voltage generation control circuit in semiconductor memory device, circuit using the same and method thereof
US Patent 7123537 Decoder arrangement of a memory cell array
US Patent 7123542 Memory having internal column counter for compression test mode
US Patent 7126842 Deglitching circuits for a radiation-hardened static random access memory based programmable architecture
US Patent 7126844 Apparatus to improve stability of an MRAM over process and operational variations
US Patent 7126845 Memory device capable of performing high speed reading while realizing redundancy replacement
US Patent 7126860 Read-accessible column latch for non-volatile memories
US Patent 11177003 Systems and methods for runtime analog sanitation of memory
US Patent 7136310 Programmable output driver turn-on time for an integrated circuit memory device
US Patent 7139206 Memory component with improved noise insensitivity
US Patent 7142446 Apparatus and method to reduce undesirable effects caused by a fault in a memory device
US Patent 7149126 Process for making and programming and operating a dual-bit multi-level ballistic MONOS memory
US Patent 7151698 Integrated charge sensing scheme for resistive memories
US Patent 7154775 Magnetic random access memory
US Patent 7154791 Redundancy circuit
US Patent 7154804 Semiconductor integrated circuit and IC card
US Patent 7154807 Semiconductor memory storage device and its control method
US Patent 7158399 Digital data apparatuses and digital data operational methods
US Patent 7158400 Method of operating dynamic random access memory
US Patent 7158403 Ternary bit line signaling
US Patent 7158406 Data write method of magnetic random access memory
US Patent 7158427 Semiconductor memory device
US Patent 7161826 Low-noise leakage-tolerant register file technique
US Patent 7161840 Erase method in flash memory device
US Patent 7161847 Data input/output (I/O) apparatus for use in memory device
US Patent 7161858 Memory device for preventing loss of cell data
US Patent 7161869 Transmission device
US Patent 7164612 Test circuit for measuring sense amplifier and memory mismatches
US Patent 7170779 Non-volatile memory using organic bistable device
US Patent 7170780 Semiconductor memory device and electric device with the same
US Patent 7170790 Sensing circuit
US Patent 7170791 Programming verification method of nonvolatile memory cell, semiconductor memory device, and portable electronic apparatus having the semiconductor memory device
US Patent 7173862 Non-volatile semiconductor memory device, method for sub-block erase and electric device with the same
US Patent 7177184 Selective operation of a multi-state non-volatile memory system in a binary mode
US Patent 7177199 Behavior based programming of non-volatile memory
US Patent 7177200 Two-phase programming of a flash memory
US Patent 7177201 Negative bias temperature instability (NBTI) preconditioning of matched devices
US Patent 7177202 Method for accessing a single port memory
US Patent 7177211 Memory channel test fixture and method
US Patent 7180765 Ferroelectric memory
US Patent 7180788 Nonvolatile semiconductor memory device
US Patent 7180801 Memory circuit with shared redundancy
US Patent 7180805 Differental current source for generating DRAM refresh signal
US Patent 7180811 Semiconductor memory device informing internal voltage level using ready/busy pin
US Patent 7184312 One transistor SOI non-volatile random access memory cell
US Patent 7184313 Method circuit and system for compensating for temperature induced margin loss in non-volatile memory cells
US Patent 7184315 NROM flash memory with self-aligned structural charge separation
US Patent 7184343 Nonvolatile semiconductor memory device providing stable data reading
US Patent 7184355 Memory bank structure
US Patent 7187615 Methods of selectively activating word line segments enabled by row addresses and semiconductor memory devices having partial activation commands of word line
US Patent 7190602 Integrated circuit incorporating three-dimensional memory array with dual opposing decoder arrangement
US Patent 7190613 Magnetic random access memory device having thermal agitation property and high write efficiency
US Patent 7190619 Circuit for indicating termination of scan of bits to be programmed in nonvolatile semiconductor memory device
US Patent 7190620 Method for operating a memory device
US Patent 7190623 Non-volatile memory cell and method of operating the same
US Patent 7190630 Semiconductor storage device and method of selecting bit line of the semiconductor storage device
US Patent 7193880 Plateline voltage pulsing to reduce storage node disturbance in ferroelectric memory
US Patent 7193883 Input return path based on V
US Patent 7193885 Radiation tolerant SRAM bit
US Patent 7193913 Sense amplifier circuit and read/write method for semiconductor memory device
US Patent 7193917 Semiconductor storage device, test method therefor, and test circuit therefor
US Patent 7193925 Low power semiconductor memory device
US Patent 7196935 Ballistic injection NROM flash memory
US Patent 7196936 Ballistic injection NROM flash memory
US Patent 7200051 Semiconductor integrated circuit device having power supply startup sequence
US Patent 7200054 Semiconductor integrated circuit device
US Patent 7200067 Pad arrangement in semiconductor memory device and method of driving semiconductor device
US Patent 7203099 Semiconductor memory device for low power condition
US Patent 7203113 Semiconductor storage device
US Patent 7203122 User selectable banks for DRAM
US Patent 7206218 Stable memory cell with improved operation speed
US Patent 7209392 Single poly non-volatile memory
US Patent 7212434 Semiconductor memory device with MOS transistors, each including a floating gate and a control gate, and a memory card including the same
US Patent 7212443 Non-volatile memory and write method of the same
US Patent 7218549 Memory cell with stability switch for stable read operation and improved write operation
US Patent 7221582 Method and system for controlling write current in magnetic memory
US Patent 7224599 Semiconductor device
US Patent 7227765 Content addressable memory cell
US Patent 7227798 Latch-type sense amplifier
US Patent 7230840 Content addressable memory with configurable class-based storage partition
US Patent 7233533 Method for controlling data output timing of memory device and device therefor
US Patent 7233538 Variable memory refresh rate for DRAM
US Patent 7236394 Transistor-free random access memory
US Patent 7239540 Semiconductor memory device
US Patent 7242607 Diode-based memory including floating-plate capacitor and its applications
US Patent 7242621 Floating-gate MOS transistor with double control gate
US Patent 7245516 Layout method and computer program product
US Patent 7245540 Controller for delay locked loop circuits
US Patent 7248538 Semiconductor memory device
US Patent 7251153 Memory
US Patent 7257017 SRAM cell for soft-error rate reduction and cell stability improvement
US Patent 7257018 Method and apparatus for a low write current MRAM having a write magnet
US Patent 7259989 Non-volatile memory device
US Patent 7262987 SRAM cell using tunnel current loading devices
US Patent 7262996 Programmable soft-start control for charge pump
US Patent 7266007 Device structure of ferroelectric memory and nondestructive reading method
US Patent 7266035 Self-aligned row-by-row dynamic VDD SRAM
US Patent 7266036 Semiconductor memory device
US Patent 7272032 Semiconductor integrated circuit device and magnetic memory device capable of maintaining data integrity
US Patent 7272042 Semiconductor integrated circuit device
US Patent 7272059 Sensing circuit for a semiconductor memory
US Patent 7274587 Semiconductor memory element and semiconductor memory device
US Patent 7274602 Storage device and control method therefor
US Patent 7277340 Smart memory read out for power saving
US Patent 7277353 Register file
US Patent 7280406 Semiconductor memory device
US Patent 7280411 Output buffer circuit and semiconductor memory using the same
US Patent 7280416 Nonvolatile memory system
US Patent 7280427 Data access circuit of semiconductor memory device
US Patent 7283403 Memory device and method for simultaneously programming and/or reading memory cells on different levels
US Patent 7283412 Bit line sense amplifier and semiconductor memory device having the same
US Patent 7286402 Semiconductor memory device using only single-channel transistor to apply voltage to selected word line
US Patent 7286412 Method and apparatus to improve nonvolatile memory data retention
US Patent 7286431 Memory device capable of performing high speed reading while realizing redundancy replacement
US Patent 7289384 Method for writing to multiple banks of a memory device
US Patent 7292464 Ferroelectric memory device
US Patent 7292467 Magnetic random access memory device
US Patent 7292499 Semiconductor device including duty cycle correction circuit
US Patent 7295467 Semiconductor memory having electrically erasable and programmable semiconductor memory cells
US Patent 7295481 Power saving by disabling cyclic bitline precharge
US Patent 7298636 Packet processors having multi-functional range match cells therein
US Patent 7298668 Semiconductor memory module with bus architecture
US Patent 7301798 Random access memory cell of reduced size and complexity
US Patent 7301803 Bipolar reading technique for a memory cell having an electrically floating body transistor
US Patent 7301828 Decoding techniques for read-only memory
US Patent 7301838 Sense amplifier circuitry and architecture to write data into and/or read from memory cells
US Patent 7304883 Semiconductor integrated circuit
US Patent 7308067 Read bias scheme for phase change memories
US Patent 7310260 High performance register accesses
US Patent 7313026 Semiconductor device
US Patent 7313041 Sense amplifier circuit and method
US Patent 7315603 Semiconductor storage device, method for protecting predetermined memory element and portable electronic equipment
US Patent 7317649 Semiconductor storage device
US Patent 7317656 Semi-conductor memory component, and a process for operating a semi-conductor memory component
US Patent 7317658 Semiconductor integrated circuit and IC card
US Patent 7319616 Negatively biasing deselected memory cells
US Patent 7319628 Semiconductor memory and method for manufacturing the same
US Patent 7319630 Current-limited latch
US Patent 7319633 Semiconductor device
US Patent 7321520 Configurable length first-in first-out memory
US Patent 7324364 Layout techniques for memory circuitry
US Patent 7324386 Reliable method for erasing a flash memory
US Patent 7324397 Semiconductor integrated circuit
US Patent 7327612 Method and apparatus for providing the proper voltage to a memory
US Patent 7327620 Differential input buffer for receiving signals relevant to low power
US Patent 7327631 Semiconductor memory device and method of operating semiconductor memory device
US Patent 7330375 Sense amplifier circuit for parallel sensing of four current levels
US Patent 7330386 Semiconductor memory device
US Patent 7330389 Address detection system and method that compensates for process, temperature, and/or voltage fluctuations
US Patent 7333357 Static random access memory device having reduced leakage current during active mode and a method of operating thereof
US Patent 7333362 Electrically erasable and programmable, non-volatile semiconductor memory device having a single layer of gate material, and corresponding memory plane
US Patent 7333366 Common wordline flash array architecture
US Patent 7333372 Reset circuit and integrated circuit device with reset function
US Patent 7333373 Charge pump for use in a semiconductor memory
US Patent 7333378 Memory device that recycles a signal charge
US Patent 7333388 Multi-port memory cells
US Patent 7336515 Method of manipulating a quantum system comprising a magnetic moment
US Patent 7336522 Apparatus and method to reduce undesirable effects caused by a fault in a memory device
US Patent 7336536 Handling defective memory blocks of NAND memory devices
US Patent 7336537 Handling defective memory blocks of NAND memory devices
US Patent 7336547 Memory device having conditioning output data
US Patent 7339822 Current-limited latch
US Patent 7339830 One transistor SOI non-volatile random access memory cell
US Patent 7339838 Method and apparatus for supplementary command bus
US Patent 7339846 Method and apparatus for reading data from nonvolatile memory
US Patent 7342833 Nonvolatile memory cell programming
US Patent 7342837 Semiconductor memory device
US Patent 7342845 Method and apparatus to clamp SRAM supply voltage
US Patent 7345908 Memory device
US Patent 7345910 Semiconductor device
US Patent 7345936 Data storage circuit
US Patent 7345940 Method and circuit configuration for refreshing data in a semiconductor memory
US Patent 7349267 Semiconductor memory device
US Patent 7355890 Content addressable memory (CAM) devices having NAND-type compare circuits
US Patent 7355895 Nonvolatile semiconductor memory and driving method the same
US Patent 7355908 Nonvolatile storage device and self-redundancy method for the same
US Patent 7359264 Semiconductor memory device
US Patent RE40252 Flash memory control method, flash memory system using the control method and flash memory device using the control method
US Patent 7362618 Flash EEprom system
US Patent 7362650 Memory arrangement having a plurality of RAM chips
US Patent 7366008 Radiation tolerant SRAM bit
US Patent 7369438 Combo memory design and technology for multiple-function java card, sim-card, bio-passport and bio-id card applications
US Patent 7372716 Memory having CBRAM memory cells and method
US Patent 7372720 Methods and apparatus for decreasing soft errors and cell leakage in integrated circuit structures
US Patent 7372743 Controlling a nonvolatile storage device
US Patent 7376003 Magnetic random access memory
US Patent 7379348 System and method of selective row energization based on write data
US Patent 7379357 Semiconductor memory device having advanced repair circuit
US Patent 7385841 Static random access memory device having a voltage-controlled word line driver for retain till accessed mode and method of operating the same
US Patent 7385845 Composite storage circuit and semiconductor device having the same
US Patent 7385854 Selective operation of a multi-state non-volatile memory system in a binary mode
US Patent 7385856 Non-volatile memory device and inspection method for non-volatile memory device
US Patent 7388784 Nonvolatile semiconductor memory device including memory cell units each having a given number of memory cell transistors
US Patent 7391635 Method and apparatus for variable-resolution memory
US Patent 7391664 Page mode access for non-volatile memory arrays
US Patent 7394705 Internal voltage supplier for memory device
US Patent 7394706 Semiconductor integrated circuit device
US Patent 7394709 Memory device
US Patent 7394716 Bank availability indications for memory device and method therefor
US Patent 7394722 Method for controlling data output timing of memory device and device therefor
US Patent 7400531 Semiconductor integrated circuit device
US Patent 7403411 Deglitching circuits for a radiation-hardened static random access memory based programmable architecture
US Patent 7405959 Ferroelectric memory device
US Patent 7408817 Voltage generating circuit, semiconductor memory device comprising the same, and voltage generating method
US Patent 7408826 Semiconductor memory device
US Patent 7408835 Optically readable molecular memory obtained using carbon nanotubes, and method for storing information in said molecular memory
US Patent 7411824 Semiconductor memory device capable of increasing writing speed
US Patent 7411861 Integrated circuit device and electronic instrument
US Patent 7417908 Semiconductor storage device
US Patent 7417909 Semiconductor memory device employing clamp for preventing latch up
US Patent 7428162 Memory device including a plurality of capacitors
US Patent 7428165 Self-boosting method with suppression of high lateral electric fields
US Patent 7433258 Posted precharge and multiple open-page RAM architecture
US Patent 7436730 Method and device for controlling internal power voltage, and semiconductor memory device having the same
US Patent 7440345 Data output circuit of semiconductor memory device and operation method thereof
US Patent 7443737 Register file
US Patent 7443738 Data transfer apparatus in semiconductor memory device and method of controlling the same
US Patent 7443745 Byte writeable memory with bit-column voltage selection and column redundancy
US Patent 7443757 Non-volatile memory and method with reduced bit line crosstalk errors
US Patent 7447054 NBTI-resilient memory cells with NAND gates
US Patent 7447080 Method and device for checking the execution of a write command for writing in a memory
US Patent 7447100 Over-driving circuit for semiconductor memory device
US Patent 7447107 Random access memory including multiple state machines
US Patent 7450422 NAND architecture memory devices and operation
US Patent 7450431 PMOS three-terminal non-volatile memory element and method of programming
US Patent 7453712 Hybrid flash memory device and method for assigning reserved blocks thereof
US Patent 7453718 Digital data apparatuses and digital data operational methods
US Patent 7453721 Magnetic memory
US Patent 7453743 Static random access memory device having reduced leakage current during active mode and a method of operating thereof
US Patent 7460415 Drain voltage regulator
US Patent 7460425 Memory having count detection circuitry for detecting access frequency
US Patent 7460432 Sequential access memory with system and method
US Patent 7463548 Method for performing a burn-in test
US Patent 7466599 Semiconductor device
US Patent 7468923 Semiconductor integrated circuit
US Patent 7468927 Wireless sensor interface with mobile terminal satellite modem and global location system
US Patent 7468931 Memory device and method for operating a memory device
US Patent 7471535 Programable identification circuitry
US Patent 7471558 Semiconductor storage device
US Patent 7471573 Integrated circuit device and electronic instrument
US Patent 7471583 Memory device with self refresh cycle control function
US Patent 7474545 Soft priority circuit and method for content addressable memory (CAM) device
US Patent 7474547 Active shielding for a circuit comprising magnetically sensitive materials
US Patent 7474580 Apparatus and method for controlling refresh operation of semiconductor integrated circuit
US Patent 7477539 Magnetic device using magnetic domain dragging and method of operating the same
US Patent 7477540 Bipolar reading technique for a memory cell having an electrically floating body transistor
US Patent 7477567 Memory storage device with heating element
US Patent 7477570 Sequential access memory with system and method
US Patent 7480172 Programming scheme for segmented word line MRAM array
US Patent 7480185 Ballistic injection NROM flash memory
US Patent 7480186 NROM flash memory with self-aligned structural charge separation
US Patent 7480194 Data input/output (I/O) apparatus for use in a memory device
US Patent 7483312 Memory configuration of a composite memory device
US Patent 7483331 Semiconductor memory, memory system, and operation method of memory system
US Patent 7483334 Interleaved input signal path for multiplexed input
US Patent 7486531 Low power content addressable memory array (CAM) and method of operating same
US Patent 7486538 Radiation tolerant SRAM bit
US Patent 7486547 Semiconductor integrated circuit device and magnetic memory device capable of maintaining data integrity
US Patent 7486563 Sense amplifier circuitry and architecture to write data into and/or read from memory cells
US Patent 7489541 Spin-transfer switching magnetic elements using ferrimagnets and magnetic memories using the magnetic elements
US Patent 7492626 Memory device with access controller
US Patent 7492633 System for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines
US Patent 7492641 Non-volatile semiconductor memory device
US Patent 7492645 Internal voltage generator for semiconductor memory device
US Patent 7492659 Integrated circuit device and electronic instrument
US Patent 7495955 Nonvolative semiconductor memory device and operating method thereof
US Patent 7495957 Nonvolatile memory device having a block erase operation
US Patent 7495988 Integrated circuit device and electronic instrument
US Patent 7502272 Self-timing read architecture for semiconductor memory and method for providing the same
US Patent 7502273 Two-port SRAM with a high speed sensing scheme
US Patent 7505351 Data output circuit of semiconductor memory apparatus and method of controlling the same
US Patent 7508708 NAND string with a redundant memory cell
US Patent 7508727 Memory structure and data writing method thereof
US Patent 7508732 Multi-bit flash memory device including memory cells storing different numbers of bits
US Patent 11188268 Programmable processor in an integrated memory assembly
US Patent 7522445 Semiconductor memory
US Patent 7525842 Increased NAND flash memory read throughput
US Patent 7525851 Row decoder circuit and related system and method
US Patent 7525865 Control circuit for refreshing voltages in a non-volatile memory during a standby mode and a method thereof
US Patent 7529120 Semiconductor memory with resistance change element
US Patent 7539052 Non-volatile multilevel memory cell programming
US Patent 7542327 Measuring method for a semiconductor memory, and semiconductor memory
US Patent 7542329 Virtual power rails for integrated circuits
US Patent 7542350 Methods of restoring data in flash memory devices and related flash memory device memory systems
US Patent 7542357 Semiconductor device
US Patent 7542372 Circuit and methods for eliminating skew between signals in semiconductor integrated circuit
US Patent 7548462 Double programming methods of a multi-level-cell nonvolatile memory
US Patent 7551482 Method for programming with initial programming voltage based on trial
US Patent 7551498 Implementation of column redundancy for a flash memory with a high write parallelism
US Patent 7558125 Input buffer and method with AC positive feedback, and a memory device and computer system using same
US Patent 7558131 NAND system with a data write frequency greater than a command-and-address-load frequency
US Patent 7561476 Nonvolatile memory, verify method therefor, and semiconductor device using the nonvolatile memory
US Patent 7561478 Integrated circuit device and electronic instrument
US Patent 7561486 Flash memory devices with flash fuse cell arrays
US Patent 7561489 System and method of selective row energization based on write data
US Patent 7564721 Method and apparatus for improving storage performance using a background erase
US Patent 7564722 Memory system and method having volatile and non-volatile memory devices at same hierarchical level
US Patent 7564738 Double-rate memory
US Patent 7570507 Quasi-differential read operation
US Patent 7570515 Semiconductor memory having electrically erasable and programmable semiconductor memory cells
US Patent 7570520 Non-volatile storage system with initial programming voltage based on trial
US Patent 7573772 Semiconductor memory device and self-refresh method therefor
US Patent 7577013 Storage units and register file using the same
US Patent 7577033 Method and circuit for performing read operation in a NAND flash memory
US Patent 7580285 Semiconductor memory device using only single-channel transistor to apply voltage to selected word line
US Patent 7583544 Data reading circuit
US Patent RE40917 Memory configuration of a composite memory device
US Patent 7590009 Semiconductor memory apparatus and data masking method of the same
US Patent 7590023 Semiconductor memory device with internal voltage generator and method for driving the same
US Patent 7590024 Nonvolatile semiconductor memory device
US Patent 7593270 Integrated circuit device and electronic instrument
US Patent 7593283 Semiconductor memory device
US Patent 7593285 Semiconductor memory device with delay locked loop
US Patent 7596029 Flash memory device including unified oscillation circuit and method of operating the device
US Patent 7596035 Memory device bit line sensing system and method that compensates for bit line resistance variations
US Patent 7596041 Nonvolatile memory system
US Patent 7599230 Semiconductor memory apparatus and method of driving the same
US Patent 7599239 Methods and systems for reducing heat flux in memory systems
US Patent 7602640 Non-volatile storage element
US Patent 7602662 Row address control circuit in semiconductor integrated circuit and method of controlling row address using the same
US Patent 7606084 Programming differently sized margins and sensing with compensations at select states for improved read operations in non-volatile memory
US Patent 7606097 Array sense amplifiers, memory devices and systems including same, and methods of operation
US Patent 7606103 Semiconductor memory device for controlling reservoir capacitor
US Patent 7606109 Word line driving circuit and semiconductor device using the same
US Patent 7606110 Memory module, memory unit, and hub with non-periodic clock and methods of using the same
US Patent 7609541 Memory cells with lower power consumption during a write operation
US Patent 7609549 Non-volatile multilevel memory cell programming
US Patent 7609560 Sensing of memory cells in a solid state memory device by fixed discharge of a bit line
US Patent 7613056 Semiconductor memory device
US Patent 7613061 Method and apparatus for idle cycle refresh request in DRAM
US Patent 7613070 Interleaved input signal path for multiplexed input
US Patent 7616473 Devices and methods for controlling active termination resistors in a memory system
US Patent 7616496 Charge trap type non-volatile memory device and program method thereof
US Patent 7616501 Method for reducing charge loss in analog floating gate cell
US Patent 7616520 Integrated circuit device and electronic instrument
US Patent 7619927 Non-volatile memory device and method for fabricating the same
US Patent 7619931 Program-verify method with different read and verify pass-through voltages
US Patent 7619939 Semiconductor storage apparatus
US Patent 7623373 Multi-level memory cell sensing
US Patent 7623403 NAND flash memory device and method of operating the same
US Patent 7626851 Method to improve performance of SRAM cells, SRAM cell, SRAM array, and write circuit
US Patent 7626872 Semiconductor memory device and its driving method
US Patent 7630240 Read method for MLC
US Patent 7630255 Method for erasing data of NAND flash memory device
US Patent 7630271 Semiconductor memory device including a column decoder array
US Patent 7633797 Flash memory and method for determining logic states thereof
US Patent 7633798 M+N bit programming and M+L bit read for M bit memory cells
US Patent 7633807 Behavior based programming of non-volatile memory
US Patent 7633830 Reduced leakage driver circuit and memory device employing same
US Patent 7636266 Semiconductor memory apparatus capable of writing data at high speed
US Patent 7636271 User selectable banks for DRAM
US Patent 7639526 Method for multilevel programming of phase change memory cells using a percolation algorithm
US Patent 7639771 Memory device with external magnetic field generator and method of operating and manufacturing the same
US Patent 7643343 NAND string with a redundant memory cell
US Patent 7643370 Memory device having conditioning output data
US Patent 7643373 Driving method and system for a phase change memory
US Patent 7646625 Conditioning operations for memory cells
US Patent 7646626 Page mode access for non-volatile memory arrays
US Patent 7646648 Apparatus and method for implementing memory array device with built in computational capability
US Patent 7646652 Internal voltage generator for use in semiconductor memory device
US Patent 7649794 Wear leveling method and controller using the same
US Patent 7652928 Semiconductor memory device and control method of the same
US Patent 7652931 Nonvolatile memory device with NAND cell strings
US Patent 7652941 Memory device
US Patent 7652943 Semiconductor memory device, test circuit and test method
US Patent 7656698 Non-volatile memory cell with improved programming technique with decoupling pass gates and equalize transistors
US Patent 7656728 Sense amplifier screen circuit and screen method thereof
US Patent 7656743 Clock signal generation techniques for memories that do not generate a strobe
US Patent 7660163 Method and unit for verifying initial state of non-volatile memory device
US Patent 7660171 Semiconductor memory device and method for driving the same
US Patent 7660180 Dielectric antifuse for electro-thermally programmable device
US Patent 7663919 Semiconductor memory device capable of increasing writing speed
US Patent 7663951 Semiconductor memory apparatus
US Patent 7663962 Semiconductor memory device
US Patent 7668017 Method of erasing non-volatile memory cells
US Patent 7668019 Non-volatile memory device and erasing method thereof
US Patent 7672153 Deglitching circuits for a radiation-hardened static random access memory based programmable architecture
US Patent 7672166 Method of programming in a non-volatile memory device and non-volatile memory device for performing the same
US Patent 7672171 Non-planar flash memory array with shielded floating gates on silicon mesas
US Patent 7672172 Memory configuration of a composite memory device
US Patent 7672174 Equalizing circuit for semiconductor memory device
US Patent 7672176 Writing circuit for a phase change memory
US Patent 7675769 Semiconductor integrated circuit
US Patent 7675779 Non-volatile memory devices and methods of operating the same
US Patent 7675794 Design structure for improving performance of SRAM cells, SRAM cell, SRAM array, and write circuit
US Patent 7679963 Integrated circuit having a drive circuit
US Patent 7679973 Register file
US Patent 7688615 Magnetic random access memory, manufacturing method and programming method thereof
US Patent 7688636 Semiconductor device
US Patent 7692946 Memory array on more than one die
US Patent 7692972 Split gate memory cell for programmable circuit device
US Patent 7692979 Memory readout circuit and phase-change memory device
US Patent 7692981 Data transfer apparatus in semiconductor memory device and method of controlling the same
US Patent 7692997 Semiconductor integrated circuit device
US Patent 7701741 Verifying an erase threshold in a memory device
US Patent 7701749 Multiple level cell phase-change memory devices having controlled resistance drift parameter, memory systems employing such devices and methods of reading memory devices
US Patent 7701750 Phase change device having two or more substantial amorphous regions in high resistance state
US Patent 7701766 Non-volatile memory device and method of programming in the same
US Patent 7701796 Memory device with self refresh cycle control function
US Patent 7710776 Method for on chip sensing of SONOS V
US Patent 7710790 Semiconductor memory device and write control method thereof
US Patent 7715228 Cross-point magnetoresistive memory
US Patent 7715229 Memory device
US Patent 7715254 Data output circuit of semiconductor memory apparatus and method of controlling the same
US Patent 7724566 Magnetoresistive resistor memory cell
US Patent 7724577 NAND with back biased operation
US Patent 7729180 Semiconductor memory device
US Patent 7729199 External beam expander
US Patent 7733682 Plateline driver for a ferroelectric memory
US Patent 7733702 Semiconductor memory device and method of erasing data therein
US Patent 7733714 MIS-transistor-based nonvolatile memory for multilevel data storage
US Patent 7738274 Content-addressable memory architecture
US Patent 7738296 Method for reading nonvolatile memory at power-on stage
US Patent 7738309 Semiconductor memory device having fuse circuits and method of controlling the same
US Patent 7742344 Method and apparatus for improving storage performance using a background erase
US Patent 7751261 Method and apparatus for controlling read latency of high-speed DRAM
US Patent 7755923 Memory array with read reference voltage cells
US Patent 7755954 Data I/O control signal generating circuit in a semiconductor memory apparatus
US Patent 7764535 Low power, small size SRAM architecture
US Patent 7768810 Radiation tolerant SRAM bit
US Patent 7768812 Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US Patent 7768832 Analog read and write paths in a solid state memory device
US Patent 7768834 Non-volatile storage system with initial programming voltage based on trial
US Patent 7768839 Memory read methods, apparatus, and systems
US Patent 7778066 Resistance variable memory device and programming method thereof
US Patent 7778079 Multiple level cell phase-change memory devices having post-programming operation resistance drift saturation, memory systems employing such devices and methods of reading memory devices
US Patent 7778092 Memory system and method having volatile and non-volatile memory devices at same hierarchical level
US Patent 7787278 Resistance variable memory device and operating method thereof
US Patent 7787283 Devices and methods for controlling active termination resistors in a memory system
US Patent 7787286 SRAM memory with reference bias cell
US Patent 7791920 Active shielding for a circuit comprising magnetically sensitive materials
US Patent 7791952 Memory device architectures and operation
US Patent 7791954 Dynamic erase state in flash device
US Patent 7791965 Ringing masking device having buffer control unit
US Patent 7796416 Variable resistance element, its manufacturing method and semiconductor memory device comprising the same
US Patent 7796435 Method for correlated multiple pass programming in nonvolatile memory
US Patent 7796440 NAND flash memory device and method of programming the same
US Patent 7800931 Ferroelectric random access memory apparatus and method of driving the same
US Patent 7800951 Threshold voltage digitizer for array of programmable threshold transistors
US Patent 7800973 Semiconductor memory device using only single-channel transistor to apply voltage to selected word line
US Patent 7804713 EEPROM emulation in flash device
US Patent 7804716 Flash memory device having improved bit-line layout and layout method for the flash memory device
US Patent 7804722 Voltage supply circuit and flash memory device including the same, and method of supplying operating voltage
US Patent 7813168 Spin-transfer torque memory self-reference read and write assist methods
US Patent RE41838 Output buffer circuit and semiconductor memory using the same
US Patent 7817475 Method and apparatus for accessing a phase-change memory
US Patent RE41879 Semiconductor memory device
US Patent 7821803 Memory module having star-type topology and method of fabricating the same
US Patent 7821822 Read/write elements for a three-dimensional magnetic memory
US Patent 7826260 Spin-transfer torque memory self-reference read and write assist methods
US Patent 7826271 Nonvolatile memory with index programming and reduced verify
US Patent 7826292 Precharge control circuits and methods for memory having buffered write commands
US Patent 7830700 Resistive sense memory array with partial block update capability
US Patent 7830724 Nonvolatile memory device with NAND cell strings
US Patent 7830743 Sequential access memory method
US Patent 7835174 Non-volatile memory device and method of reading data therefrom
US Patent 7835176 Implementing enhanced dual mode SRAM performance screen ring oscillator
US Patent 7839677 Nonvolatile memory, verify method therefor, and semiconductor device using the nonvolatile memory
US Patent 7839717 Semiconductor device with reduced standby failures
US Patent 7843726 Sensing against a reference cell
US Patent 7843740 Method for driving a nonvolatile semiconductor memory device
US Patent 7843741 Memory devices with selective pre-write verification and methods of operation thereof
US Patent 7843756 Low current consumption semiconductor memory device having input/output control circuit and control method thereof
US Patent 7848177 Semiconductor integrated circuit device
US Patent 7852706 Circuit and methods for eliminating skew between signals in semiconductor integrated circuit
US Patent 7855922 Memory device bit line sensing system and method that compensates for bit line resistance variations
US Patent 7855927 NAND system with a data write frequency greater than a command-and-address-load frequency
US Patent 7855930 Power-on management circuit for memory
US Patent 7859899 Non-volatile memory and method of operating the same
US Patent 7859928 Integrated circuit device and electronic instrument
US Patent 7859929 Sense amplifiers
US Patent 7859936 Method and apparatus for saving and restoring the state of a power-gated memory device
US Patent 7864575 Non-volatile multilevel memory cell programming
US Patent 7864582 Nonvolatile memory devices and methods of operating same to inhibit parasitic charge accumulation therein
US Patent 7864587 Programming a memory device to increase data reliability
US Patent 7864588 Minimizing read disturb in an array flash cell
US Patent 7864596 Sector configure registers for a flash device generating multiple virtual ground decoding schemes
US Patent 7864599 Device and method generating internal voltage in semiconductor memory device
US Patent 7864603 Memory elements with leakage compensation
US Patent 7864618 Semiconductor memory device
US Patent 7869285 Low voltage operation bias current generation circuit
US Patent 7869301 Apparatus for writing to multiple banks of a memory device
US Patent 7872893 Semiconductor memory device
US Patent 7872912 M+N bit programming and M+L bit read for M bit memory cells
US Patent 7872918 Nonvolatile memory device and program or erase method using the same
US Patent 7872919 Semiconductor memory device
US Patent 7872926 Input buffer and method with AC positive feedback, and a memory device and computer system using same
US Patent 7872936 System and method for packaged memory
US Patent 7872941 Nonvolatile memory device and method of operating the same
US Patent 7876622 Read method for MLC
US Patent 7876640 Control voltage tracking circuits, methods for recording a control voltage for a clock synchronization circuit and methods for setting a voltage controlled delay
US Patent 7881094 Voltage reference generation for resistive sense memory cells
US Patent 7881095 Asymmetric write current compensation using gate overdrive for resistive sense memory cells
US Patent 7881105 Quad+bit storage in trap based flash design using single program and erase entity as logical cell
US Patent 7881111 Semiconductor memory having electrically erasable and programmable semiconductor memory cells
US Patent 7881140 Apparatus and method for controlling refresh with current dispersion effect in semiconductor device
US Patent 7885117 Method for programming nonvolatile memory device
US Patent 7885120 Double programming methods of a multi-level-cell nonvolatile memory
US Patent 7889541 2T SRAM cell structure
US Patent 7889575 On-chip bias voltage temperature coefficient self-calibration mechanism
US Patent 7894237 Programming multilevel cell phase change memories
US Patent 7894242 Device for storing a binary state
US Patent 7894249 Magnetoresistive element and magnetic random access memory
US Patent 7894268 Semiconductor memory device and method of erasing data therein
US Patent 7894271 Sensing of memory cells in a solid state memory device by fixed discharge of a bit line
US Patent 7894286 Array sense amplifiers, memory devices and systems including same, and methods of operation
US Patent 7898865 Method of reading nonvolatile memory device and method of operating nonvolatile memory device
US Patent 7898866 Nonvolatile memory device and method of operating the same
US Patent 7898874 Memory device
US Patent 7903461 Sensing for memory read and program verify operations in a non-volatile memory device
US Patent 7903462 E/P durability by using a sub-range of a full programming range
US Patent 7903463 Increased NAND flash memory read throughput
US Patent 7903494 Wireless sensor interface with mobile terminal satellite modem and global location system
US Patent 7907438 Semiconductor integrated circuit
US Patent 7907444 Memory device reference cell programming method and apparatus
US Patent 7907449 Two pass erase for non-volatile storage
US Patent 7911827 Implementing enhanced SRAM stability and enhanced chip yield with configurable wordline voltage levels
US Patent 7916511 Semiconductor memory device including plurality of memory chips
US Patent 7916529 Pin diode device and architecture
US Patent 7916553 Memory system and method having volatile and non-volatile memory devices at same hierarchical level
US Patent 7916559 Semiconductor memory device and operation method thereof
US Patent 7920427 Dynamic soft program trims
US Patent 7929343 Methods, devices, and systems relating to memory cells having a floating body
US Patent 7933152 Semiconductor memory device capable of increasing writing speed
US Patent 7936588 Memory array with read reference voltage cells
US Patent 7936622 Defective bit scheme for multi-layer integrated memory device
US Patent 7940548 Shared bit line and source line resistive sense memory structure
US Patent 7940583 Semiconductor memory device, control method therefor, and method for determining repair possibility of defective address
US Patent 7940594 Method and apparatus for increasing yield in a memory device
US Patent 7944731 Resistive sense memory array with partial block update capability
US Patent 7944766 Sense amplifier and semiconductor memory device having sense amplifier
US Patent 7957187 Dynamic and adaptive optimization of read compare levels based on memory cell threshold voltage distribution
US Patent 7957198 Verifying an erase threshold in a memory device
US Patent 7957217 Method of controlling internal voltage and multi-chip package memory prepared using the same
US Patent 7961498 Leakage compensation circuit for Dynamic Random Access Memory (DRAM) cells
US Patent 7961509 Spin-transfer torque memory self-reference read and write assist methods
US Patent 7961536 Memory device and methods thereof
US Patent 7965565 Current cancellation for non-volatile memory
US Patent 7965570 Precharge control circuits and methods for memory having buffered write commands
US Patent 7969791 Memory configuration of a composite memory device
US Patent 7969797 Semiconductor memory device and method for operating the same
US Patent 7969801 Data input circuit and nonvolatile memory device including the same
US Patent 7969803 Method and apparatus for protection of non-volatile memory in presence of out-of-specification operating voltage
US Patent 7974134 Voltage generator to compensate sense amplifier trip point over temperature in non-volatile memory
US Patent 7974148 Semiconductor memory device using only single-channel transistor to apply voltage to selected word line
US Patent 7978531 Nonvolatile memory, verify method therefor, and semiconductor device using the nonvolatile memory
US Patent 7978547 Data I/O control signal generating circuit in a semiconductor memory apparatus
US Patent 7978552 Semiconductor memory device
US Patent 7978553 Apparatus for controlling I/O strobe signal in semiconductor memory apparatus
US Patent 7983065 Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines
US Patent 7983104 Page mode access for non-volatile memory arrays
US Patent 7986559 Method of operating nonvolatile memory device
US Patent 7986565 Method of erasing data in flash memory device
US Patent 7990750 Ferroelectric memory
US Patent 7990775 Methods of operating memory devices including different sets of logical erase blocks
US Patent 7990782 Data strobe signal noise protection apparatus and semiconductor integrated circuit
US Patent 7995389 Multi-level nonvolatile semiconductor memory
US Patent 7995420 User selectable banks for DRAM
US Patent 8004875 Current magnitude compensation for memory cells in a data storage array
US Patent 8004896 Method of controlling operation of flash memory device
US Patent 8004901 Semiconductor device and method for controlling
US Patent 8009458 Asymmetric write current compensation using gate overdrive for resistive sense memory cells
US Patent 8009471 Low-wear writing in a solid state memory device
US Patent 8009479 Memory formed by using defects
US Patent 8009498 Memory refresh system and operating method thereof
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009498 Memory refresh system and operating method thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009479 Memory formed by using defects
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009471 Low-wear writing in a solid state memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009458 Asymmetric write current compensation using gate overdrive for resistive sense memory cells
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004901 Semiconductor device and method for controlling
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004896 Method of controlling operation of flash memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004875 Current magnitude compensation for memory cells in a data storage array
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995420 User selectable banks for DRAM
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995389 Multi-level nonvolatile semiconductor memory
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990782 Data strobe signal noise protection apparatus and semiconductor integrated circuit
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990775 Methods of operating memory devices including different sets of logical erase blocks
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990750 Ferroelectric memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7986565 Method of erasing data in flash memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7986559 Method of operating nonvolatile memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983104 Page mode access for non-volatile memory arrays
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983065 Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978553 Apparatus for controlling I/O strobe signal in semiconductor memory apparatus
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978552 Semiconductor memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978547 Data I/O control signal generating circuit in a semiconductor memory apparatus
Load more
Find more people like Thong Q Le
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
SUBSCRIBE