Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Chris Chu
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 20 Aug, 2022
"Edit from table cell"
godwinno feliks
edited on 20 Aug, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Twitter URL
https://twitter.com/chris___chu
Edits on 15 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 15 Dec, 2021
Edits made to:
Infobox
(
-112
properties)
Infobox
Patent primary examiner of
US Patent 7582919 Functional coating of the SCFM preform
US Patent 7768052 Process to improve high-performance capacitors in integrated MOS technologies
US Patent 7768120 Heat spreader and semiconductor device using the same
US Patent 7768125 Multi-chip package system
US Patent 7781250 Wafer level chip size package for MEMS devices and method for fabricating the same
US Patent 7781852 Membrane die attach circuit element package and method therefor
US Patent 7786548 Electric element, memory device, and semiconductor integrated circuit
US Patent 7786571 Heat-conductive package structure
US Patent 7790270 Wiring board and semiconductor device
US Patent 7791120 Circuit device and manufacturing method thereof
US Patent 7791190 Substrate with crystal silicon array
US Patent 7791193 Pad over active circuit system and method with meshed support structure
US Patent 7795633 Optoelectronic component
US Patent 7795700 Inductively coupled integrated circuit with magnetic communication path and methods for use therewith
US Patent 7795727 Semiconductor module having discrete components and method for producing the same
US Patent 7800190 Getter on die in an upper sense plate designed system
US Patent 7800219 High-power semiconductor die packages with integrated heat-sink capability and methods of manufacturing the same
US Patent 7800239 Thick metal interconnect with metal pad caps at selective sites and process for making the same
US Patent 7800240 Under bump metallurgy structure and wafer structure using the same and method of manufacturing wafer structure
US Patent 7804131 Multi-chip module
US Patent 7808089 Leadframe having die attach pad with delamination and crack-arresting features
US Patent 7808100 Power semiconductor module with pressure element and method for fabricating a power semiconductor module with a pressure element
US Patent 7808104 Substrate for mounting electronic component and electronic apparatus including the substrate
US Patent 7812445 Semiconductor memory module having an oblique memory chip
US Patent 7812446 Semiconductor device
US Patent 7816676 Hermetically sealed package and methods of making the same
US Patent 7816788 Structure, method and system for assessing bonding of electrodes in FCB packaging
US Patent 7825436 Thin film electron source
US Patent 7825517 Method for packaging semiconductor dies having through-silicon vias
US Patent 7829977 Low temperature co-fired ceramics substrate and semiconductor package
US Patent 7829986 Integrated circuit package system with net spacer
US Patent 7829991 Stackable ceramic FBGA for high thermal applications
US Patent 7830007 Electronic device, method of producing the same, and semiconductor device
US Patent 7830022 Semiconductor package
US Patent 7834432 Chip package having asymmetric molding
US Patent 7834464 Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device
US Patent 7842615 Semiconductor device having a copper metal line and method of forming the same
US Patent 7846752 High power LED housing and fabrication method thereof
US Patent 7847390 Semiconductor device
US Patent 7847391 Manufacturing method for integrating a shunt resistor into a semiconductor package
US Patent 7847415 Method for manufacturing a multichip module assembly
US Patent 7851268 Integrated circuit package system using heat slug
US Patent 7851832 Semiconductor device
US Patent 7851917 Wiring structure and method of manufacturing the same
US Patent 7851926 Semiconductor device
US Patent 7851928 Semiconductor device having substrate with differentially plated copper and selective solder
US Patent 7855136 Method of mounting semiconductor chip to circuit substrate using solder bumps and dummy bumps
US Patent 7858519 Integrated circuit and manufacturing method of copper germanide and copper silicide as copper capping layer
US Patent 7863101 Stacking semiconductor device and production method thereof
US Patent 7863699 Bonded wafer package module
US Patent 7863722 Stackable semiconductor assemblies and methods of manufacturing such assemblies
US Patent 7868362 SOI on package hypersensitive sensor
US Patent 7868413 Semiconductor device
US Patent 7868451 Resin sealing semiconductor device and electronic device using resin sealing semiconductor device
US Patent 7868460 Semiconductor package and method of manufacturing the same
US Patent 7876144 Start-up circuit and start-up method
US Patent 7880276 Wiring board and semiconductor device
US Patent 7880294 Potential-free housing leadthrough
US Patent 7888179 Semiconductor device including a semiconductor chip which is mounted spaning a plurality of wiring boards and manufacturing method thereof
US Patent 7892892 Semiconductor device and method for manufacturing thereof
US Patent 7893530 Circuit substrate and the semiconductor package having the same
US Patent 7893545 Semiconductor device
US Patent 7897507 Barrier layer configurations and methods for processing microelectronic topographies having barrier layers
US Patent 7898087 Integrated chip carrier with compliant interconnects
US Patent 7898095 Fiducial scheme adapted for stacked integrated circuits
US Patent 7902644 Integrated circuit package system for electromagnetic isolation
US Patent 7902669 Semiconductor device and method for manufacturing the same
US Patent 7902681 Semiconductor device, production method for the same, and substrate
US Patent 7906376 Magnetic particle-based composite materials for semiconductor packages
US Patent 7906850 Structure of circuit board and method for fabricating same
US Patent 7906860 Semiconductor device
US Patent 7911040 Integrated circuit package with improved connections
US Patent 7915141 Deterministic generation of an integrated circuit identification number
US Patent 7915742 Determining the placement of semiconductor components on an integrated circuit
US Patent 7919851 Laminate substrate and semiconductor package utilizing the substrate
US Patent 7923793 Image sensor module and fabrication method thereof
US Patent 7928558 Production of an electrical component and component
US Patent 7932171 Dual metal stud bumping for flip chip applications
US Patent 7932605 Semiconductor device and manufacturing method therefor
US Patent 7932786 Surface mount type crystal oscillator
US Patent 7935573 Electronic device and method for fabricating the same
US Patent 7939920 Multiple die integrated circuit package
US Patent RE42363 Stackable electronic assembly
US Patent 7944015 Semiconductor device and method of manufacturing the same
US Patent 7944032 Integrated circuit package with molded insulation
US Patent 7947592 Thick metal interconnect with metal pad caps at selective sites and process for making the same
US Patent 7948046 Optoelectronic component
US Patent 7948060 Integrated circuit structure
US Patent 7948094 Semiconductor device
US Patent 7952210 Semiconductor package and fabrication method thereof
US Patent 7956449 Stacked integrated circuit package system
US Patent 7960800 Semiconductor dice with backside trenches filled with elastic material for improved attachment, packages using the same, and methods of making the same
US Patent 7968894 LED package frame and LED package having the same
US Patent 7968987 Carbon dioxide gettering for a chip module assembly
US Patent 7972877 Fabricating method of light emitting diode package
US Patent 7973405 Integrated circuit for driving semiconductor device and power converter
US Patent 7977768 Semiconductor devices and methods of manufacture thereof
US Patent 7977782 Integrated circuit package system with dual connectivity
US Patent 7977805 Flexible wiring substrate, semiconductor device and electronic device using flexible wiring substrate, and fabricating method of flexible wiring substrate
US Patent 7982305 Integrated circuit package including a three-dimensional fan-out / fan-in signal routing
US Patent 7982318 Device including contact structure and method of forming the same
US Patent 7989951 Die assemblies
US Patent 7989964 Semiconductor integrated circuit
US Patent 7994547 Semiconductor devices and assemblies including back side redistribution layers in association with through wafer interconnects
US Patent 7994613 Semiconductor device and method for manufacturing the same
US Patent 7994618 Sensor module and method for manufacturing same
US Patent 7996813 Method for generating pattern, method for manufacturing semiconductor device, semiconductor device, and computer program
US Patent 7999380 Process for manufacturing substrate with bumps and substrate structure
US Patent 7999397 Microelectronic packages and methods therefor
US Patent 8008758 Semiconductor device with increased I/O leadframe
US Patent 8008762 Methods of fabrication of package assemblies for optically interactive electronic devices and package assemblies therefor
US Patent 8008980 Surface mount type crystal oscillator
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8008980 Surface mount type crystal oscillator
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8008762 Methods of fabrication of package assemblies for optically interactive electronic devices and package assemblies therefor
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8008758 Semiconductor device with increased I/O leadframe
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7999397 Microelectronic packages and methods therefor
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7999380 Process for manufacturing substrate with bumps and substrate structure
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7996813 Method for generating pattern, method for manufacturing semiconductor device, semiconductor device, and computer program
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7994618 Sensor module and method for manufacturing same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7994613 Semiconductor device and method for manufacturing the same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7994547 Semiconductor devices and assemblies including back side redistribution layers in association with through wafer interconnects
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7989964 Semiconductor integrated circuit
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7989951 Die assemblies
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7982318 Device including contact structure and method of forming the same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7982305 Integrated circuit package including a three-dimensional fan-out / fan-in signal routing
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7977805 Flexible wiring substrate, semiconductor device and electronic device using flexible wiring substrate, and fabricating method of flexible wiring substrate
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7977782 Integrated circuit package system with dual connectivity
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7977768 Semiconductor devices and methods of manufacture thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7973405 Integrated circuit for driving semiconductor device and power converter
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7972877 Fabricating method of light emitting diode package
Load more
Find more people like Chris Chu
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
SUBSCRIBE