Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

Laura M. Schillinger

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI profile picture
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox (-183 properties)
Infobox
Patent primary examiner of
‌
US Patent 7087480 Process to make high-k transistor dielectrics
‌
US Patent 7087481 Systems and methods for forming metal oxides using metal compounds containing aminosilane ligands
‌
US Patent 7087492 Method for fabricating transistors of different conduction types and having different packing densities in a semiconductor substrate
‌
US Patent 7087518 Method of passivating and/or removing contaminants on a low-k dielectric/copper surface
‌
US Patent 7087964 Predominantly <100> polycrystalline silicon thin film transistor
‌
US Patent 7087995 Microelectronic device packages and methods for controlling the disposition of non-conductive materials in such packages
‌
US Patent 7091068 Planarizing sacrificial oxide to improve gate critical dimension in semiconductor devices
‌
US Patent 7091575 Open pattern inductor
‌
US Patent 7094654 Manufacture of electronic devices comprising thin-film transistors
‌
US Patent 7098060 Methods for producing full-color organic electroluminescent devices
‌
US Patent 7101772 Means for forming SOI
‌
US Patent 7105387 Semiconductor device and manufacturing method for the same
‌
US Patent 7105405 Rugged metal electrodes for metal-insulator-metal capacitors
‌
US Patent 7105421 Silicon on insulator field effect transistor with heterojunction gate
‌
US Patent 7105425 Single electron devices formed by laser thermal annealing
‌
US Patent 7109545 Integrated circuit memory with offset capacitor
‌
US Patent 7112472 Methods of fabricating a composite carbon nanotube thermal interface device
‌
US Patent 7112543 Methods of forming assemblies comprising silicon-doped aluminum oxide
‌
US Patent 7112544 Method of atomic layer deposition on plural semiconductor substrates simultaneously
‌
US Patent 7112860 Integrated nitride-based acoustic wave devices and methods of fabricating integrated nitride-based acoustic wave devices
‌
US Patent 7115516 Method of depositing a material layer
‌
US Patent 7119016 Deposition of carbon and nitrogen doped poly silicon films, and retarded boron diffusion and improved poly depletion
‌
US Patent 7122280 Angular substrates
‌
US Patent 7122417 Methods for fabricating metal-oxide-semiconductor field effect transistors using gate sidewall spacers
‌
US Patent 7122447 Fabrication method of semiconductor circuit device
‌
US Patent 7122833 Semiconductor integrated circuit and method of fabricating same
‌
US Patent 7122900 Semiconductor device and method manufacturing the same
‌
US Patent 7129563 Method of fabricating a semiconductor device comprising a gate dielectric made of high dielectric permittivity material
‌
US Patent 7135765 Semiconductor device package and method of making the same
‌
US Patent 7138284 Method and apparatus for performing whole wafer burn-in
‌
US Patent 7138332 Method of forming silicon carbide films
‌
US Patent 7138678 Enhanced on-chip decoupling capacitors and method of making same
‌
US Patent 7138685 Vertical MOSFET SRAM cell
‌
US Patent 7141455 Method to manufacture LDMOS transistors with improved threshold voltage control
‌
US Patent 7141468 Application of different isolation schemes for logic and embedded memory
‌
US Patent 7144755 Fabrication method of semiconductor integrated circuit device
‌
US Patent 7144757 Circuit suitable for vertical integration and method of producing same
‌
US Patent 7144793 Method of producing crystalline semiconductor material and method of fabricating semiconductor device
‌
US Patent 7144825 Multi-layer dielectric containing diffusion barrier material
‌
US Patent 7148153 Process for oxide fabrication using oxidation steps below and above a threshold temperature
‌
US Patent 7153708 Seed layer processes for MOCVD of ferroelectric thin films on high-k gate oxides
‌
US Patent 7153762 Method of fabricating polycrystalline silicon thin film for improving crystallization characteristics and method of fabricating liquid crystal display device using the same
‌
US Patent 7157731 Semiconductor device and its manufacture
‌
US Patent 7157768 Non-volatile flash semiconductor memory and fabrication method
‌
US Patent 7160741 Planar voltage contrast test structure and method
‌
US Patent 7161209 Power semiconductor device
‌
US Patent 7163872 Tunable-wavelength optical filter and method of manufacturing the same
‌
US Patent 7166517 Semiconductor device and method of manufacture thereof
‌
US Patent 7166523 Silicon carbide and method of manufacturing the same
‌
US Patent 7169683 Preventive treatment method for a multilayer semiconductor structure
‌
US Patent 7169690 Method of producing crystalline semiconductor material and method of fabricating semiconductor device
‌
US Patent 7173342 Method and apparatus for reducing electrical interconnection fatigue
‌
US Patent 7173684 Liquid crystal display device having more uniform seal heights and its fabricating method
‌
US Patent 7176055 Method and apparatus for manufacturing electronic component-mounted component, and electronic component-mounted component
‌
US Patent 7176068 Semiconductor device and manufacturing method thereof
‌
US Patent 7176093 Semiconductor processing methods of forming integrated circuitry
‌
US Patent 7176540 Method for producing micromechanical structures and a micromechanical structure
‌
US Patent 7179681 Techniques for packaging multiple device components
‌
US Patent 7180182 Semiconductor component
‌
US Patent 7180929 Wafer-level test structure for edge-emitting semiconductor lasers
‌
US Patent 7183222 Dual damascene structure and method of making
‌
US Patent 7187072 Fabrication process of semiconductor package and semiconductor package
‌
US Patent 7187119 Methods and structures for reducing lateral diffusion through cooperative barrier layers
‌
US Patent 7189659 Method for fabricating a semiconductor device
‌
US Patent 7192832 Flash memory cell and fabricating method thereof
‌
US Patent 7192849 Methods of growing nitride-based film using varying pulses
‌
US Patent 7193277 Application of different isolation schemes for logic and embedded memory
‌
US Patent 7195993 Methods of fabricating gallium nitride semiconductor layers by lateral growth into trenches
‌
US Patent 7199402 Semiconductor devices
‌
US Patent 7202169 Method and system for etching high-k dielectric materials
‌
US Patent 7202502 Method for manufacturing a thin film transistor array panel for a liquid crystal display and a photolithography method for fabricating thin films
‌
US Patent 7205165 Method for determining the reliability of dielectric layers
‌
US Patent 7208354 Deposition of silicon germanium on silicon-on-insulator structures and bulk substrates
‌
US Patent 7214986 Semiconductor device, manufacturing method thereof, and display device
‌
US Patent 7217581 Misalignment test structure and method thereof
‌
US Patent 7220312 Methods for treating semiconductor substrates
‌
US Patent 7220636 Process for controlling performance characteristics of a negative differential resistance (NDR) device
‌
US Patent 7220655 Method of forming an alignment mark on a wafer, and a wafer comprising same
‌
US Patent 7220670 Method of producing rough polysilicon by the use of pulsed plasma chemical vapor deposition and products produced by same
‌
US Patent 7226799 Methods for producing full-color organic electroluminescent devices
‌
US Patent 7230314 Semiconductor device and method of forming a semiconductor device
‌
US Patent 7232713 Methods of forming interconnect lines
‌
US Patent 7238974 Semiconductor device and method of producing a semiconductor device
‌
US Patent 7241696 Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer
‌
US Patent 7242023 Liquid crystal display with light transmission adjusting layer and manufacturing method of the same
‌
US Patent 7244675 Electrical connection materials and electrical connection method
‌
US Patent 7245068 Apparatus for controlled alignment of catalytically grown nanostructures
‌
US Patent 7247561 Method of removing residual contaminants from an environment
‌
US Patent 7250359 Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization
‌
US Patent 7250369 Materials for polishing liquid for metal, polishing liquid for metal, method for preparation thereof and polishing method using the same
‌
US Patent 7253047 Semiconductor processing methods of forming transistors, semiconductor processing methods of forming dynamic random access memory circuitry, and related integrated circuitry
‌
US Patent 7262470 Semiconductor device
‌
US Patent 7268061 Substrate attaching method
‌
US Patent 7276433 Methods of forming integrated circuitry, methods of forming memory circuitry, and methods of forming field effect transistors
‌
US Patent 7279423 Forming a copper diffusion barrier
‌
US Patent 7282389 Semiconductor device manufacturing method and manufacturing apparatus
‌
US Patent 7288014 Design, fabrication, testing, and conditioning of micro-components for use in a light-emitting panel
‌
US Patent 7288444 Thin film transistor and method of manufacturing the same
‌
US Patent 7291529 Methods of processing semiconductor wafer backsides having light emitting devices (LEDs) thereon
‌
US Patent 7291551 Sub-milliohm on-chip interconnection
‌
US Patent 7291880 Transistor assembly
‌
US Patent 7294903 Transistor assemblies
‌
US Patent 7300839 Selective polysilicon stud growth
‌
US Patent 7304005 Laser irradiation apparatus, laser irradiation method, and method for manufacturing a semiconductor device
‌
US Patent 7304325 Group III nitride compound semiconductor light-emitting device
‌
US Patent 7307004 Method with mechanically strained silicon for enhancing speed of integrated circuits or devices
‌
US Patent 7307009 Phosphoric acid free process for polysilicon gate definition
‌
US Patent 7312099 Organic electroluminescent device and fabricating method thereof
‌
US Patent 7312120 Method for obtaining extreme selectivity of metal nitrides and metal oxides
‌
US Patent 7314800 Application of different isolation schemes for logic and embedded memory
‌
US Patent 7316959 Semiconductor device and method for fabricating the same
‌
US Patent 7316973 Method for fabricating semiconductor device
‌
US Patent 7317225 Power semiconductor device
‌
US Patent 7319057 Phase change material memory device
‌
US Patent 7319238 Semiconductor device and its manufacturing method
‌
US Patent 7320917 Semiconductor device and method for manufacturing the same
‌
US Patent 7323354 Method of manufacturing MEMS device
‌
US Patent 7326641 Semiconductor device and method for manufacturing the same
‌
US Patent 7329616 Substrate processing apparatus and substrate processing method
‌
US Patent 7332389 Selective polysilicon stud growth
‌
US Patent 7332791 Electrically programmable polysilicon fuse with multiple level resistance and programming
‌
US Patent 7338913 Semiconductor device, manufacturing method thereof, and electronic device
‌
US Patent 7341895 Thin film transistor substrate and fabricating method thereof
‌
US Patent 7341901 Semiconductor processing methods of forming integrated circuitry
‌
US Patent 7341930 Systems and methods for integration of heterogeneous circuit devices
‌
US Patent 7348187 Method, device, computer-readable storage medium and computer program element for the monitoring of a manufacturing process of a plurality of physical objects
‌
US Patent 7348188 Method for analyzing metal element on surface of wafer
‌
US Patent 7348196 Liquid crystal display and manufacturing method of the same
‌
US Patent 7348227 Semiconductor device and manufacturing method thereof
‌
US Patent 7351619 Process of fabricating a semiconductor device
‌
US Patent 7351651 Structure and method for contact pads having a recessed bondable metal plug over of copper-metallized integrated circuits
‌
US Patent 7352047 Systems and methods for integration of heterogeneous circuit devices
‌
US Patent 7354815 Method for fabricating semiconductor devices using strained silicon bearing material
‌
US Patent 7358159 Method for manufacturing ZnTe compound semiconductor single crystal ZnTe compound semiconductor single crystal, and semiconductor device
‌
US Patent 7365358 Semiconductor thin film and method of fabricating semiconductor thin film, apparatus for fabricating single crystal semiconductor thin film, and method of fabricating single crystal thin film, single crystal thin film substrate, and semiconductor device
‌
US Patent 7365366 Boron phosphide-based semiconductor light-emitting device and production method thereof
‌
US Patent 7372144 High speed electronics interconnect and method of manufacture
‌
US Patent 7374976 Method for fabricating thin film transistor
‌
US Patent 7378710 FinFET SRAM cell using inverted FinFET thin film transistors
‌
US Patent 7385222 Thin film transistors and semiconductor constructions
‌
US Patent 7387959 Method of fabricating integrated circuitry
‌
US Patent 7388291 Semiconductor device and method of fabricating the same
‌
US Patent 7390718 SONOS embedded memory with CVD dielectric
‌
US Patent 7393705 Methods of fabricating light emitting diodes that radiate white light
‌
US Patent 7393792 Light-emitting device and method of fabricating the same
‌
US Patent 7394136 High performance semiconductor devices fabricated with strain-induced processes and methods for making same
‌
US Patent 7396447 Through-hole conductors for semiconductor substrates and system for making same
‌
US Patent 7397831 Laser annealing apparatus and annealing method of semiconductor thin film using the same
‌
US Patent 7399650 Wavelength converted light emitting apparatus using phosphor and manufacturing method thereof
‌
US Patent 7399656 Method of fabricating organic field effect transistors
‌
US Patent 7400043 Semiconductor constructions
‌
US Patent 7402524 Post high voltage gate oxide pattern high-vacuum outgas surface treatment
‌
US Patent 7402897 Vertical system integration
‌
US Patent 7405134 Method of manufacturing a semiconductor device and electronic equipment
‌
US Patent 7405147 Device and methodology for reducing effective dielectric constant in semiconductor devices
‌
US Patent 7407866 Soi wafer and a method for producing the same
‌
US Patent 7408186 Controlled alignment catalytically grown nanostructures
‌
US Patent 7408214 Dynamic random access memory trench capacitors
‌
US Patent 7410861 Methods of forming dynamic random access memory trench capacitors
‌
US Patent 7411214 High performance FET devices and methods thereof
‌
US Patent 7413945 Electrically isolated pillars in active devices
‌
US Patent 7413959 Semiconductor device including a planarized surface and method thereof
‌
US Patent 7414721 In-situ metrology system and method for monitoring metalization and other thin film formation
‌
US Patent 7416632 Substrate processing apparatus and substrate processing method
‌
US Patent 7416939 Conductive spacers extended floating gates
‌
US Patent 7416954 Enhanced on-chip decoupling capacitors and method of making same
‌
US Patent 7417253 Semiconductor device and manufacturing method therefor
‌
US Patent 7417255 Methods of forming a high conductivity diamond film and structures formed thereby
‌
US Patent 7419919 Method of manufacturing semiconductor device
‌
US Patent 7420240 Method to remove an oxide seam along gate stack edge, when nitride space formation begins with an oxide liner surrounding gate stack
‌
US Patent 7422971 Process for ultra-thin body SOI devices that incorporate EPI silicon tips and article made thereby
‌
US Patent 7423345 Semiconductor constructions comprising a layer of metal over a substrate
‌
US Patent 7427539 Thin film transistor and method of manufacturing the same
‌
US Patent 7429791 Semiconductor device in a resin sealed package with a radiating plate and manufacturing method thereof
‌
US Patent 7432115 Test circuit, semiconductor product wafer having the test circuit, and method of monitoring manufacturing process using the test circuit
‌
US Patent 7432166 Methods of forming a nitrogen enriched region
‌
US Patent 7432591 Thermal enhanced plastic ball grid array with heat sink attachment option
‌
US Patent 7435622 High performance reworkable heatsink and packaging structure with solder release layer and method of making
‌
US Patent 7436034 Metal oxynitride as a pFET material
‌
US Patent 7439174 Multilayer hardmask scheme for damage-free dual damascene processing of SiCOH dielectrics
‌
US Patent 7456077 Method for interconnecting anodes and cathodes in a flat capacitor
‌
US Patent 7462564 Processing system and method for treating a substrate
‌
US Patent 7501330 Methods of forming a high conductivity diamond film and structures formed thereby
Edits on 1 Dec, 2021
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7501330 Methods of forming a high conductivity diamond film and structures formed thereby
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7462564 Processing system and method for treating a substrate
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7456077 Method for interconnecting anodes and cathodes in a flat capacitor
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7436034 Metal oxynitride as a pFET material
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7432591 Thermal enhanced plastic ball grid array with heat sink attachment option
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7432166 Methods of forming a nitrogen enriched region
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7427539 Thin film transistor and method of manufacturing the same
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7423345 Semiconductor constructions comprising a layer of metal over a substrate
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7419919 Method of manufacturing semiconductor device
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7417255 Methods of forming a high conductivity diamond film and structures formed thereby
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7417253 Semiconductor device and manufacturing method therefor
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7416954 Enhanced on-chip decoupling capacitors and method of making same
Golden AI profile picture
Golden AI
edited on 1 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7416939 Conductive spacers extended floating gates

Find more people like Laura M. Schillinger

Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Golden Query Tool
Golden logo