Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Vu A Le
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox
(
-607
properties)
Infobox
Patent primary examiner of
US Patent 11170851 Electrical distance-based wave shaping for a memory device
US Patent 11170853 Modified write voltage for memory devices
US Patent 7088607 Static memory cell and SRAM device
US Patent 7088616 Nonvolatile semiconductor memory adapted to store a multi-valued data in a single memory cell
US Patent 7092286 Electrically programmable memory element with reduced area of contact
US Patent 7092296 Nonvolatile semiconductor memory
US Patent 7092299 Memory devices, systems and methods using selective on-die termination
US Patent 7092302 Nonvolatile semiconductor memory device
US Patent 7092303 Dynamic memory and method for testing a dynamic memory
US Patent 7092314 Semiconductor memory device invalidating improper control command
US Patent 7095648 Magnetoresistive memory cell array and MRAM memory comprising such array
US Patent 7099170 Reduced turn-on current content addressable memory (CAM) device and method
US Patent 7099186 Double-decker MRAM cells with scissor-state angled reference layer magnetic anisotropy and method for fabricating
US Patent 7099985 Using a processor to program a semiconductor memory
US Patent 7102943 Non-volatile semiconductor memory device
US Patent 7106612 Semiconductor memory device using tapered arrangement of local input and output sense amplifiers
US Patent 7106613 Memory module and a method of arranging a signal line of the same
US Patent 7106641 Dynamic semiconductor memory device
US Patent 7106650 Semiconductor memory device
US Patent 7110314 Semiconductor memory device and method for initializing the same
US Patent 7110320 Nonvolatile semiconductor memory
US Patent 7113416 Associative memory apparatus for searching data in which manhattan distance is minimum
US Patent 7113423 Method of forming a negative differential resistance device
US Patent 7113443 Method of address distribution time reduction for high speed memory macro
US Patent 7116577 Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US Patent 7120044 Method and circuit for reading data from a ferroelectric memory cell
US Patent 7120050 Method and apparatus for setting operational information of a non-volatile memory
US Patent 7120052 Semiconductor memory device for storing multivalued data
US Patent 7123508 Reference cells for TCCT based memory cells
US Patent 7123526 Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US Patent 7123532 Operating array cells with matched reference cells
US Patent 7126863 Active termination control
US Patent 7130227 Adjustable timing circuit of an integrated circuit
US Patent 7130228 Active termination control through module register
US Patent 11176982 Semiconductor device including spin-orbit torque line and method of operating the same
US Patent 7139201 Non-volatile semiconductor memory device and memory system using the same
US Patent 7139204 Method and system for testing a dual-port memory at speed in a stressed environment
US Patent 7139209 Zero-enabled fuse-set
US Patent 7139212 Memory architecture with segmented writing lines
US Patent 7142461 Active termination control though on module register
US Patent 7145815 Active termination control
US Patent 7145820 Semiconductor memory device for reducing chip area
US Patent 7145825 Semiconductor memory device with shift register-based refresh address generation circuit
US Patent 7145830 Semiconductor memory device
US Patent 7149110 Seek window verify program system and method for a multilevel non-volatile memory integrated circuit system
US Patent 7149125 Location-specific NAND (LS NAND) memory technology and cells
US Patent 7151688 Sensing of resistance variable memory devices
US Patent 7151711 Self-addressed subarray precharge
US Patent 7154769 Memory device including barrier layer for improved switching speed and data retention
US Patent 7161822 Compact non-volatile memory array with reduced disturb
US Patent 7161850 NAND flash memory and blank page search method therefor
US Patent 7161856 Circuit for generating data strobe signal of semiconductor memory device
US Patent 7170803 Current reduction circuit of semiconductor device
US Patent 7170804 Test mode for detecting a floating word line
US Patent 7173853 Nonvolatile semiconductor memory
US Patent 7173864 Data latch circuit and semiconductor device using the same
US Patent 7177173 Pattern layout of word line transfer transistors in NAND flash memory which executes subblock erase
US Patent 7177179 Magnetic memory, and its operating method
US Patent 7177210 Method for reading fuse information in a semiconductor memory
US Patent 7184304 Nonvolatile semiconductor memory device and method for fabricating the same
US Patent 7184337 Method for testing an integrated semiconductor memory
US Patent 7184339 Semi-conductor component, as well as a process for the in-or output of test data
US Patent 7184340 Circuit and method for test mode entry of a semiconductor memory device
US Patent 7184360 High-speed interface circuit for semiconductor memory chips and memory system including semiconductor memory chips
US Patent 7187598 Device having an interface and method thereof
US Patent 7190608 Sensing of resistance variable memory devices
US Patent 7190628 Semiconductor memory device having self refresh mode and related method of operation
US Patent 7193910 Adjustable timing circuit of an integrated circuit
US Patent 7193911 Page buffer for preventing program fail in check board program of non-volatile memory device
US Patent 7193923 Semiconductor memory device and access method and memory control system for same
US Patent 7196933 High-speed verifiable semiconductor memory device
US Patent 7203115 Semiconductor memory and method for operating the same
US Patent 7206220 MRAM-cell and array-architecture with maximum read-out signal and reduced electromagnetic interference
US Patent 7206223 MRAM memory with residual write field reset
US Patent 7206231 System for programming non-volatile memory with self-adjusting maximum program loop
US Patent 7206236 Array redundancy supporting multiple independent repairs
US Patent 7209383 Magnetic random access memory array having bit/word lines for shared write select and read operations
US Patent 7209385 Array structure for assisted-charge memory devices
US Patent 7212425 Semiconductor integrated circuit device
US Patent 7212436 Multiple level programming in a non-volatile memory device
US Patent 7212438 Semiconductor device and method of operating a semiconductor device
US Patent 7215564 Semiconductor memory component in cross-point architecture
US Patent 7215566 Magnetroresistive random access memory and method of manufacturing the same
US Patent 7218556 Method of writing to MRAM devices
US Patent 7221027 Latchup prevention method for integrated circuits and device using the same
US Patent 7221580 Memory gain cell
US Patent 7221589 Multiple level programming in a non-volatile memory device
US Patent 7221616 Word line driver circuits for use in semiconductor memory and driving method thereof
US Patent 7224612 Nonvolatile semiconductor memory device
US Patent 7224633 eFuse sense circuit
US Patent 7224635 Fast read port for register file
US Patent 7227767 Cross point memory array with fast access time
US Patent 7227786 Location-specific NAND (LS NAND) memory technology and cells
US Patent 7230860 Voltage pumping device
US Patent 7230864 Circuit for generating data strobe signal of semiconductor memory device
US Patent 7233513 Semiconductor memory device with MOS transistors each having floating gate and control gate
US Patent 7233536 Semiconductor memory device having memory cells to store cell data and reference data
US Patent 7236402 Method and apparatus for programming/erasing a non-volatile memory
US Patent 7239550 Method of programming a non-volatile memory cell
US Patent 7240140 Efficient detection of multiple assertions in a bus
US Patent 7242604 Switchable element
US Patent 7242616 Non-volatile semiconductor memory device
US Patent 7242634 Pseudo-dynamic word-line driver
US Patent 7245527 Nonvolatile memory system using magneto-resistive random access memory (MRAM)
US Patent 7245541 Active termination control
US Patent 7245551 Read command triggered synchronization circuitry
US Patent 7254052 Memory circuit and method for reading out a memory datum from such a memory circuit
US Patent 7254054 Magnetic random access memory and method for manufacturing the same
US Patent 7254078 System and method for increasing reliability of electrical fuse programming
US Patent 7257040 Fast pre-charge circuit and method of providing same for memory devices
US Patent 7257042 Enhanced sensing in a hierarchical memory architecture
US Patent 7257045 Uni-stage delay speculative address decoder
US Patent 7257047 Page buffer circuit of flash memory device with improved read operation function and method of controlling read operation thereof
US Patent 7260017 Non-volatile memory device having buffer memory with improve read speed
US Patent 7262989 Magnetic memory device having flux focusing layer therein
US Patent 7263012 Semiconductor storage device
US Patent 7263026 Semiconductor memory device and method for controlling the same
US Patent 7265953 Power supply boost control device and method for identifying and judging fault location in power supply boost control device
US Patent 7266010 Compact static memory cell with non-volatile storage capability
US Patent 7266023 Nonvolatile semiconductor memory device which reads by decreasing effective threshold voltage of selector gate transistor
US Patent 7266037 Semiconductor memory device with hierarchical I/O line architecture
US Patent 7269060 Magnetic random access memory
US Patent 7269079 Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US Patent 7269085 Non volatile semiconductor memory device having a multi-bit cell array
US Patent 7269093 Generating a sampling clock signal in a communication block of a memory device
US Patent 7274584 Semiconductor memory device having wordline enable signal line and method of arranging the same
US Patent 7274592 Non-volatile memory and method of controlling the same
US Patent 7274610 Semiconductor memory device
US Patent 7274617 Non-volatile semiconductor memory
US Patent 7277313 Resistance variable memory element with threshold device and method of forming the same
US Patent 7280378 CAM cells and CAM matrix made up of a network of such memory cells
US Patent 7280415 Flash memory device and method of repairing defects and trimming voltages
US Patent 7286404 Non-volatile semiconductor memory adapted to store a multi-valued data in a single memory cell
US Patent 7286434 Semiconductor memory device with shift register-based refresh address generation circuit
US Patent 7289349 Resistance variable memory element with threshold device and method of forming the same
US Patent 7289381 Programmable boosting and charge neutralization
US Patent 7292476 Programming method for NAND EEPROM
US Patent 7298661 Semiconductor memory device
US Patent 7304904 Fast read port for register file
US Patent 7310264 Rectifying charge storage memory circuit
US Patent 7310268 Float gate memory device
US Patent 7310269 High-speed verifiable semiconductor memory device
US Patent 7310270 Nonvolatile semiconductor memory device
US Patent 7310280 Flash memory device
US Patent 7313009 Pattern layout of word line transfer transistors in NAND flash memory which executes subblock erase
US Patent 7313022 Non-volatile semiconductor memory
US Patent 7313033 Random access memory including first and second voltage sources
US Patent 7313040 Dynamic sense amplifier for SRAM
US Patent 7315471 Semiconductor memory device for storing multivalued data
US Patent 7317641 Volatile memory cell two-pass writing method
US Patent 7317646 Memory device having shared open bit line sense amplifier architecture
US Patent 7317655 Memory cell array biasing method and a semiconductor memory device
US Patent 7319604 Electronic memory device having high density non-volatile memory cells and a reduced capacitive interference cell-to-cell
US Patent 7319614 Non-volatile semiconductor memory device and data programming method
US Patent 7324395 Semiconductor memory devices with open bitline architectures and methods of controlling the bitlines of such semiconductor memory devices
US Patent 7324400 Programming and evaluating through PMOS injection
US Patent 7325087 Using a processor to program a semiconductor memory
US Patent 7327606 Flash memory device and method of programming the same
US Patent 7327627 Semiconductor memory
US Patent 7333368 Semiconductor memory device
US Patent 7333387 Device and method for selecting 1-row and 2-row activation
US Patent 7336520 Storage device and semiconductor apparatus
US Patent 7336535 Semiconductor integrated circuit device
US Patent 7336553 Enhanced sensing in a hierarchical memory architecture
US Patent 7339816 Soft error tolerance for configuration memory in programmable devices
US Patent 7342844 Power on sequence for a flash memory device
US Patent 7345912 Method and system for providing a magnetic memory structure utilizing spin transfer
US Patent 7345915 Modified-layer EPROM cell
US Patent 7346731 High performance and scalable width expansion architecture for fully parallel CAMs
US Patent 7349244 Magnetic memory device
US Patent 7349278 DRAM and method for partially refreshing memory cell array
US Patent 7352640 High-speed, self-synchronized current sense amplifier
US Patent 7355904 Method and apparatus for drain pump operation
US Patent 7359234 Semiconductor memory device
US Patent 7359255 Semiconductor device having auto trimming function for automatically adjusting voltage
US Patent 7360137 Flash programmer for programming NAND flash and NOR/NAND combined flash
US Patent 11183235 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell
US Patent 7366013 Single level cell programming in a multiple level cell non-volatile memory device
US Patent 7366016 Nonvolatile semiconductor memory
US Patent 7366043 Current reduction circuit of semiconductor device
US Patent 7366045 Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US Patent 7369422 Serial content addressable memory
US Patent 7369433 Semiconductor memory device
US Patent 7369439 Semiconductor integrated circuit device having nonvolatile semiconductor memory and programming method thereof
US Patent 7372715 Architecture and method for NAND flash memory
US Patent 7372721 Segmented column virtual ground scheme in a static random access memory (SRAM) circuit
US Patent 7372728 Magnetic random access memory array having bit/word lines for shared write select and read operations
US Patent 7372747 Flash memory device and voltage generating circuit for the same
US Patent 7372761 Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US Patent 7376023 Semiconductor memory device with MOS transistors each having floating gate and control gate and method of controlling the same
US Patent 7379351 Non-volatile semiconductor memory and programming method
US Patent 7379353 Voltage Pumping Device
US Patent 7379369 Semiconductor device
US Patent 7382652 NAND flash memory and blank page search method therefor
US Patent 7382676 Method of forming a programmable voltage regulator and structure therefor
US Patent 7385862 Shared redundant memory architecture and memory system incorporating same
US Patent 7386656 Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US Patent 7388780 Semiconductor memory device and control method for the semiconductor memory device
US Patent 7389369 Active termination control
US Patent 7389381 Branching memory-bus module with multiple downlink ports to standard fully-buffered memory modules
US Patent 7389392 Chip processors with integrated I/O
US Patent 7392338 Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US Patent 7394677 Ferroelectric random access memory device, display drive IC and electronic equipment
US Patent 7394684 Spin-injection magnetic random access memory
US Patent 7397695 Semiconductor memory apparatus and method for writing in the memory
US Patent 7397723 Fast read port for register file
US Patent 7398342 Active termination control
US Patent 7400529 Non-volatile memory cell and non-volatile memory device using said cell
US Patent 7400533 Mimicking program verify drain resistance in a memory device
US Patent 7403436 Non-volatile semiconductor memory device
US Patent 7405969 Non-volatile memory cell and non-volatile memory devices
US Patent 7405970 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell
US Patent 7405975 Threshold value read method of nonvolatile semiconductor memory device and nonvolatile semiconductor memory device
US Patent 7408797 Methods and apparatus for content addressable memory arrays including shared match lines
US Patent 7414882 Magnetic memory devices having rotationally offset magnetic storage elements therein
US Patent 7414883 Programming a normally single phase chalcogenide material for use as a memory or FPLA
US Patent 7414902 Semiconductor memory device with information loss self-detect capability
US Patent 7417905 Apparatus and related method for controlling switch module in memory by detecting operating frequency of specific signal in memory
US Patent 7420843 Non-volatile semiconductor memory device
US Patent 7420857 Semiconductor integrated circuit and leak current reducing method
US Patent 7420862 Data inversion device and method
US Patent 7426139 Dynamic program and read adjustment for multi-level cell memory array
US Patent 7426149 Semiconductor memory module and semiconductor memory device
US Patent 7428178 Memory circuit containing a chain of stages
US Patent 7433223 Memory devices including floating body transistor capacitorless memory cells and related methods
US Patent 7433228 Multi-bit flash memory device having improved program rate
US Patent 7433232 Memory transistor and memory unit with asymmetrical pocket doping region
US Patent 7434018 Memory system
US Patent 7440317 One transistor SOI non-volatile random access memory cell
US Patent 7440325 High-speed verifiable semiconductor memory device
US Patent 7440331 Verify operation for non-volatile storage using different voltages
US Patent 7443724 Semiconductor memory device for storing multivalued data
US Patent 7443730 Flash memory device including blocking voltage generator
US Patent 7447069 Flash EEprom system
US Patent 7450421 Data pattern sensitivity compensation using different voltage
US Patent 7450465 Read command triggered synchronization circuitry
US Patent 7457182 Semiconductor memory including self-timing circuit
US Patent 7457183 Operating array cells with matched reference cells
US Patent 7457185 Semiconductor memory device with advanced refresh control
US Patent 7460391 Write VCCMIN improvement scheme
US Patent 7460399 Flash EEprom system
US Patent 7460428 Dynamic random access memory and communications terminal including the same
US Patent 7463503 Semiconductor device
US Patent 7464225 Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US Patent 7466584 Method and apparatus for driving an electronic load
US Patent 7468901 Semiconductor memory device
US Patent 7471565 Reducing effects of program disturb in a memory device
US Patent 7471577 Voltage generator and methods thereof
US Patent 7472220 Interface circuit system and method for performing power management operations utilizing power management signals
US Patent 7474563 Flash memory, program circuit and program method thereof
US Patent 7478208 Semiconductor memory devices including mode registers and systems including the same
US Patent 7480165 Microcontroller with programmable logic
US Patent 7483325 Retention-time control and error management in a cache system comprising dynamic storage
US Patent 7483329 Flash card and controller with integrated voltage converter for attachment to a bus that can operate at either of two power-supply voltages
US Patent 7486537 Method for using a mixed-use memory array with different data states
US Patent 7486539 Memory array using mechanical switch, method for controlling the same, display apparatus using mechanical switch, and method for controlling the same
US Patent 7489538 Radiation tolerant combinational logic cell
US Patent 7489545 Memory utilizing oxide-nitride nanolaminates
US Patent 7489573 Nonvolatile semiconductor memory device and method of testing thereof
US Patent 7495492 Dynamic latch state saving device and protocol
US Patent 7495973 Circuit and method for controlling write recovery time in semiconductor memory device
US Patent 7499319 Read operation for non-volatile storage with compensation for coupling
US Patent 7499326 Apparatus for reducing the impact of program disturb
US Patent 7499330 Programming method for NAND EEPROM
US Patent 7499369 Method of high-performance flash memory data transfer
US Patent 7501803 Synchronized boost signal apparatus and method
US Patent 7502921 Situation sensitive memory performance
US Patent 7505300 Nonvolatile semiconductor memory device using nonvolatile storage elements to which data can be written only once
US Patent 7505303 Method and apparatus to create an erase disturb on a non-volatile static random access memory cell
US Patent 7508713 Method of compensating variations along a word line in a non-volatile memory
US Patent 7512005 NAND memory with side-tunneling
US Patent 7512909 Read strobe feedback in a memory system
US Patent 7514982 Methods, devices and systems for sensing the state of fuse devices
US Patent 11189343 Current-generator circuit
US Patent 11189344 Energy efficient write scheme for non-volatile resistive crossbar arrays with selectors
US Patent 7518905 High density memory device
US Patent 7518916 Method and apparatus to program both sides of a non-volatile static random access memory
US Patent 7518921 Semiconductor memory device which includes memory cell having charge accumulation layer and control gate
US Patent 7522452 Non-volatile semiconductor storage device
US Patent 7529129 Single level cell programming in a multiple level cell non-volatile memory device
US Patent 7529143 Semiconductor memory device, memory module having the same, the test method of memory module
US Patent 7529148 Programmable read-only memory
US Patent 7529881 Method for accessing in reading, writing and programming to a nand non-volatile memory electronic device monolithically integrated on semiconductor
US Patent 7532500 Method and apparatus for storing data and method for reading data
US Patent 7532519 Semiconductor memory device
US Patent 7533222 Dual-port SRAM memory using single-port memory cell
US Patent 7535757 Magnetic memory
US Patent 7535765 Non-volatile memory device and method for reading cells
US Patent 7536528 Memory arrangement
US Patent 7539039 Integrated circuit having a resistive switching device
US Patent 7539043 Semiconductor memory device
US Patent 7539054 Method and apparatus to program and erase a non-volatile static random access memory from the bit lines
US Patent 7542336 Architecture and method for NAND flash memory
US Patent 7542342 Multiple time programmable (MTP) PMOS floating gate-based non-volatile memory device for a general-purpose CMOS technology with thick gate oxide
US Patent 7545684 Nonvolatile semiconductor storage device and operation method thereof
US Patent 7545698 Memory test mode for charge retention testing
US Patent 7548452 MRAM read bit with askew fixed layer
US Patent 7551509 Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US Patent 7554833 Semiconductor memory and method of writing data into the semiconductor memory
US Patent 7558118 NAND flash memory device
US Patent 7558134 Semiconductor memory device and its operation method
US Patent 7558932 Semiconductor memory device and method for operating the same
US Patent 7561464 Semiconductor memory device
US Patent 7562271 Memory system topologies including a buffer device and an integrated circuit memory device
US Patent 7564735 Memory device, and method for operating a memory device
US Patent 7567464 Non-volatile memory device with periodic refresh and method of programming such a device
US Patent 7573734 Magnetoelectric device and method for writing non-volatile information into said magnetoelectric device
US Patent 7573742 Nonvolatile semiconductor memory
US Patent 7573743 Semiconductor device and control method of the same
US Patent 7573750 High-speed verifiable semiconductor memory device
US Patent 7573766 Phase change random access memory and method of testing the same
US Patent 7576408 Fuse box, method of forming a fuse box, and fuse cutting method
US Patent 7580312 Power saving system and method for use with a plurality of memory circuits
US Patent 7581127 Interface circuit system and method for performing power saving operations during a command-related latency
US Patent 7583546 Apparatus and method of operating an integrated circuit
US Patent 7586773 Large array of upward pointing p-i-n diodes having large and uniform current
US Patent 7586779 Controller apparatus for utilizing downgrade memory and method for operating the same
US Patent 7586790 Flash memory device and refresh method
US Patent 7589555 Variable sized soft memory macros in structured cell arrays, and related methods
US Patent 7590013 Semiconductor memory devices having variable additive latency
US Patent 7590796 System and method for power management in memory systems
US Patent 7593247 Electronic memory device having high integration density non-volatile memory cells and a reduced capacitive coupling
US Patent 7593257 Memory
US Patent 7593287 READ command triggered synchronization circuitry
US Patent 7596024 Nonvolatile memory
US Patent 7596032 Semiconductor device and control method therefor
US Patent 7599209 Memory circuit including a resistive memory element and method for operating such a memory circuit
US Patent 7599210 Nonvolatile memory cell, storage device and nonvolatile logic circuit
US Patent 7599211 Integrated circuit, resistivity changing memory device, memory module and method of fabricating an integrated circuit
US Patent 7599234 Semiconductor memory devices having signal delay controller and methods performed therein
US Patent 7599236 In-circuit Vt distribution bit counter for non-volatile memory devices
US Patent 7599244 Semiconductor memory, memory controller and control method for semiconductor memory
US Patent 7602637 Integrated circuits; methods for operating an integrating circuit; memory modules
US Patent 7603637 Secure, stable on chip silicon identification
US Patent 7605627 Programmable boosting and charge neutralization
US Patent 7606085 Semiconductor device and control method of the same
US Patent 7609556 Non-volatile memory with improved program-verify operations
US Patent 7609567 System and method for simulating an aspect of a memory circuit
US Patent 7609568 Method and device for securing an integrated circuit, in particular a microprocessor card
US Patent 7613042 Decoding system capable of reducing sector select area overhead for flash memory
US Patent 7613068 Read operation for non-volatile storage with compensation for coupling
US Patent 7616479 Data writing method for flash memories
US Patent 7616481 Memories with alternate sensing techniques
US Patent 7623369 Method and system for providing a magnetic memory structure utilizing spin transfer
US Patent 7623380 Nonvolatile semiconductor memory device
US Patent 7623390 Programming method for non-volatile memory and non-volatile memory-based programmable logic device
US Patent 7626858 Integrated circuit having a precharging circuit
US Patent 7626880 Memory device having a read pipeline and a delay locked loop
US Patent 7630225 Apparatus combining once-writeable and rewriteable information storage to support data processing
US Patent 7630243 Semiconductor memory device
US Patent 7630263 Exploiting a statistical distribution of the values of an electrical characteristic in a population of auxiliary memory cells for obtaining reference cells
US Patent 7630267 Temperature detector in an integrated circuit
US Patent 7633819 Determining history state of data in data retaining device based on state of partially depleted silicon-on-insulator
US Patent 7633821 Current mode memory apparatus, systems, and methods
US Patent 7634697 Semiconductor memory device, memory system having semiconductor memory device, and method for testing memory system
US Patent 7639521 Resistive memory cells and devices having asymmetrical contacts
US Patent 7639536 Storage unit of single-conductor non-volatile memory cell and method of erasing the same
US Patent 7639553 Data bus sense amplifier circuit
US Patent 7639554 Semiconductor device and method of testing semiconductor device
US Patent 7643325 Ferroelectric memory and operating method of same
US Patent 7643330 Sequentially-accessed 1R/1W double-pumped single port SRAM with shared decoder architecture
US Patent 7643365 Semiconductor integrated circuit and method of testing same
US Patent 7649759 Serial content addressable memory
US Patent 7649767 Spin-injection magnetic random access memory
US Patent 7649778 Method for accessing in reading, writing and programming to a NAND non-volatile memory electronic device monolithically integrated on semiconductor
US Patent 7652903 Hit ahead hierarchical scalable priority encoding logic and circuits
US Patent 7652910 Floating body memory array
US Patent 7652920 Semiconductor integrated circuit device
US Patent 7652921 Multi-level non-volatile memory cell with high-VT enhanced BTBT device
US Patent 7652926 Nonvolatile semiconductor memory device including a cell string with dummy cells
US Patent 7652929 Non-volatile memory and method for biasing adjacent word line for verify during programming
US Patent 7656700 Magnetoresistive sensor memory with multiferroic material
US Patent 7656727 Semiconductor memory device and system providing spare memory locations
US Patent 7657703 Double density content addressable memory (CAM) lookup scheme
US Patent 7660185 Chip select controller and non-volatile memory device including the same
US Patent 7663917 Non-volatile static memory cell
US Patent 7663926 Cell deterioration warning apparatus and method
US Patent 7667994 Magnetic racetrack with current-controlled motion of domain walls within an undulating energy landscape
US Patent 7668001 Semiconductor memory device
US Patent 7672168 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell
US Patent 7672170 Flash memory device and program method thereof
US Patent 7675766 Microelectric programmable device and methods of forming and programming the same
US Patent 7679958 Nonvolatile memory device and method for fabricating the same
US Patent 7679966 Flash memory device and read method thereof
US Patent 7684227 Resistive memory architectures with multiple memory cells per access device
US Patent 7684236 Semiconductor device using magnetic domain wall movement
US Patent 7684239 Flash memory device for over-sampling read and interfacing method thereof
US Patent 7684250 Flash memory device with reduced coupling effect among cells and method of driving the same
US Patent 7684266 Serial system for blowing antifuses
US Patent 7685364 Memory system topologies including a buffer device and an integrated circuit memory device
US Patent 7688618 Integrated circuit having memory having a step-like programming characteristic
US Patent 7688624 Semiconductor device
US Patent 7688654 Structure for differential eFUSE sensing without reference fuses
US Patent 7688660 Semiconductor device, an electronic device and a method for operating the same
US Patent 7689883 Test control circuit and semiconductor memory device including the same
US Patent 7694069 System and method for detecting multiple matches
US Patent 7697321 Non-volatile memory cell and methods thereof
US Patent 7697360 Semiconductor device
US Patent 7697370 Semiconductor memory device using modulation clock signal and method for operating the same
US Patent 7701751 One-transistor type DRAM
US Patent 7701753 Apparatus and method for self-refreshing dynamic random access memory cells
US Patent 7701759 Memory cell device and programming methods
US Patent 7701768 Method for programming multi-level cell flash memory device
US Patent 7701773 Nonvolatile semiconductor storage device and operation method thereof
US Patent 7701781 Semiconductor memory device with memory cell including a charge storage layer and a control gate and method of controlling the same
US Patent 7706175 Magnetic random access memory and method of manufacturing the same
US Patent 7706199 Circuit and method for parallel test of memory device
US Patent 7710758 Multichip system and method of transferring data therein
US Patent 7710793 Write voltage generating circuit and method
US Patent 7710813 Electronic fuse array
US Patent 7710814 Fast read port for register file
US Patent 7715230 Method of operating a flash memory device
US Patent 7715233 Non-volatile memory device
US Patent 7715268 Non-volatile storage apparatus and a control method thereof
US Patent 7719868 Integrated semiconductor memory
US Patent 7719874 Systems for controlled pulse operations in non-volatile memory
US Patent 7719879 Semiconductor integrated circuit
US Patent 7724560 Nonvolatile memory device having twin memory cells
US Patent 7724578 Sensing device for floating body cell memory and method thereof
US Patent 7724580 Segmented bitscan for verification of programming
US Patent 7724593 Memories with front end precharge
US Patent 7724597 Nonvolatile semiconductor memory device having dummy bit line with multiple sections
US Patent 7724600 Electronic fuse programming current generator with on-chip reference
US Patent 7730338 Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US Patent 7733698 Memory device, a non-volatile semiconductor memory device and a method of forming a memory device
US Patent 7733699 Mimicking program verify drain resistance in a memory device
US Patent 7733704 Non-volatile memory with power-saving multi-pass sensing
US Patent 7733707 1-transistor type DRAM cell, DRAM device and DRAM comprising thereof and driving method thereof and manufacturing method thereof
US Patent 7733738 Semiconductor memory device and a data write and read method thereof
US Patent 7738277 Semiconductor memory device, memory device support and memory module
US Patent 7746693 Nonvolatile analog memory
US Patent 7746697 Nonvolatile semiconductor memory
US Patent 7746706 Methods and systems for memory devices
US Patent 7746721 Word line driver circuit
US Patent 7751234 Phase change memory device and program method thereof
US Patent 7751240 Memory device with negative thresholds
US Patent 7751247 Method and apparatus for trimming reference voltage of flash memory device
US Patent 7751266 High performance read bypass test for SRAM circuits
US Patent 7751270 Memory device with reduced standby power consumption and method for operating same
US Patent 7755921 Method and apparatus for fabricating sub-lithography data tracks for use in magnetic shift register memory devices
US Patent 7755961 Memories with selective precharge
US Patent 7755967 Memory device refresh method and apparatus
US Patent 7760540 Combination SRAM and NVSRAM semiconductor memory array
US Patent 7760549 Nonvolatile semiconductor memory device
US Patent 7760573 Semiconductor memory device and stress testing method thereof
US Patent 7761724 Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US Patent 7764529 Data storage device
US Patent 7768819 Variable sized soft memory macros in structured cell arrays, and related methods
US Patent 7768833 Method of programming non-volatile memory device
US Patent 7768849 Semiconductor memory device capable of optimizing signal transmission power and power initializing method thereof
US Patent 7769944 Partial-write-collector algorithm for multi level cell (MLC) flash
US Patent 7773413 Reliable data storage in analog memory cells in the presence of temperature variations
US Patent 7773445 Reading method and circuit for a non-volatile memory device based on the adaptive generation of a reference electrical quantity
US Patent 7778072 Method for fabricating charge-trapping memory
US Patent 7778078 Memory system and control method thereof
US Patent 7778101 Memory module and method of performing the same
US Patent 7778106 Read operation for non-volatile storage with compensation for coupling
US Patent 7782648 Fuse reading circuit
US Patent 7782705 Word line decoder circuit
US Patent 7782707 Semiconductor memory device
US Patent 7787292 Carbon nanotube fuse element
US Patent 7787294 Operating method of memory
US Patent 7787301 Flash memory device using double patterning technology and method of manufacturing the same
US Patent 7791934 Method for driving multi-level data to a phase change memory device
US Patent 7791935 Method for driving a phase change memory device using various write conditions
US Patent 7791968 Determining history state of data in data retaining device based on state of partially depleted silicon-on-insulator
US Patent 7796433 Apparatus for reducing the impact of program disturb
US Patent 7796447 Semiconductor memory device having output impedance adjustment circuit and test method of output impedance
US Patent 7796454 Sensing circuit of a phase change memory and sensing method thereof
US Patent 7800939 Method of making 3D R/W cell with reduced reverse leakage
US Patent 7804703 Phase change memory device having Schottky diode and method of fabricating the same
US Patent 7808808 Nonvolatile memory device having a plurality of memory blocks
US Patent 7808818 Secondary injection for NROM
US Patent 7808821 Nonvolatile semiconductor memory including memory cell for storing multilevel data having two or more values
US Patent 7813161 Dual port SRAM with dedicated read and write ports for high speed read operation and low leakage
US Patent 7813179 Semiconductor memory device having plural word lines arranged at narrow pitch and manufacturing method thereof
US Patent 7813213 Pulsed arbitration system
US Patent 7817459 Depletion-mode MOSFET circuit and applications
US Patent 7817472 Operating method of memory device
US Patent 7821812 Low-power DRAM and method for driving the same
US Patent 7821842 Synchronous memory devices and control methods for performing burst write operations
US Patent 7821846 Semiconductor memory device and its driving method
US Patent 7826250 Open circuit potential amperometry and voltammetry
US Patent 7826284 Sense amplifier circuit and method for semiconductor memories with reduced current consumption
US Patent 7826299 Method and apparatus for operating maskable memory cells
US Patent 7830694 Large array of upward pointing p-i-n diodes having large and uniform current
US Patent 7830714 Non-volatile memory with high reliability
US Patent 7835183 Nonvolatile storage device and control method thereof
US Patent 7835198 Apparatus and method for detecting leakage current of semiconductor memory device, and internal voltage generating circuit using the same
US Patent 7835212 Methods and arrangements for enhancing power management systems in integrated circuits
US Patent 7835220 PLL circuit for increasing potential difference between ground voltage and reference voltage or power source voltage of oscillation circuit
US Patent 7839680 Electrically erasable programmable read-only memory (EEPROM) cell and methods for forming and reading the same
US Patent 7839686 Semiconductor memory device capable of executing high-speed read
US Patent 7839692 Soft program method in a non-volatile memory device
US Patent 7843738 Sense amplifier with reduced area occupation for semiconductor memories
US Patent 7843758 Multi-chip package flash memory device and method for reading status data therefrom
US Patent 7848137 MRAM and data read/write method for MRAM
US Patent 7848163 Semiconductor memory device and method for driving the same
US Patent 7855931 Memory system and method using stacked memory device dice, and system using the memory system
US Patent 7859889 Semiconductor memory device
US Patent 7859903 Methods and structures for reading out non-volatile memory using NVM cells as a load element
US Patent 7859915 Semiconductor device and method of controlling the same
US Patent 7864589 Mitigation of runaway programming of a memory device
US Patent 7864591 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell
US Patent 7864609 Methods for determining resistance of phase change memory elements
US Patent 7864610 Sense amplifier controlling circuit and controlling method
US Patent 7864612 Reading array cell with matched reference cell
US Patent 7869277 Managing data writing to memories
US Patent 7869278 Nonvolatile memory device and method for fabricating the same
US Patent 7872900 Correlated electron memory
US Patent 7872913 Nonvolatile analog memory
US Patent 7876596 Memory element and method for manufacturing same
US Patent 7876601 Variable sized soft memory macros in structured cell arrays, and related methods
US Patent 7877593 Situation sensitive memory performance
US Patent 7881107 Memory device with negative thresholds
US Patent 7881110 Method of programming nonvolatile memory device
US Patent 7881131 Semiconductor device, information control method and electronic device
US Patent 7884417 Nonvolatile semiconductor storage device, and method for controlling nonvolatile semiconductor storage device
US Patent 7885110 Random access memory with CMOS-compatible nonvolatile storage element and parallel storage capacitor
US Patent 7885111 Flash memory device and method for providing initialization data
US Patent 7885114 NAND flash memory devices having wiring with integrally-formed contact pads and dummy lines and methods of manufacturing the same
US Patent 7885140 Clock mode determination in a memory system
US Patent 7889577 Semiconductor device and control method of the same
US Patent 7889589 Memory including periphery circuitry to support a portion or all of the multiple banks of memory cells
US Patent 7894266 Method of programming a flash memory device
US Patent 7898847 Method to prevent overreset
US Patent 7898861 Reducing effects of program disturb in a memory device
US Patent 7898879 Semiconductor device and control method of the same
US Patent 7900162 Read strobe feedback in a memory system
US Patent 7903444 One-time programmable memory and operating method thereof
US Patent 7903466 Memory device and method of operating the same
US Patent 7903468 Adaptive dynamic reading of flash memories
US Patent 7903473 Semiconductor device and control method of the same
US Patent 7903486 System, method, and computer program product for increasing a lifetime of a plurality of blocks of memory
US Patent 7904655 Branching memory-bus module with multiple downlink ports to standard fully-buffered memory modules
US Patent 7907466 Semiconductor memory apparatus
US Patent 7911824 Nonvolatile memory apparatus
US Patent 7911838 Read operation for non-volatile storage with compensation for coupling
US Patent 7911846 Apparatus for reducing the impact of program disturb
US Patent 7916516 Nonvolatile memory apparatus and method for writing data in nonvolatile memory apparatus
US Patent 7916531 Memory elements and methods of using the same
US Patent 7916534 Semiconductor memory device
US Patent 7916560 Semiconductor memory device
US Patent 7920400 Semiconductor integrated circuit device and method of fabricating the semiconductor integrated circuit device
US Patent 7920403 ROM cell array structure
US Patent 7920412 Magnetic random access memory and method of manufacturing the same
US Patent 7920415 Memory cell device and programming methods
US Patent 7924596 Area efficient programmable read only memory (PROM) array
US Patent 7924601 Resistive memory and data write-in method
US Patent 7924604 Stacked memory cell for use in high-density CMOS SRAM
US Patent 7924616 Word line voltage boost system and method for non-volatile memory devices and memory devices and processor-based system using same
US Patent 7924625 Segmented bitscan for verification of programming
US Patent 7929352 High-speed verifiable semiconductor memory device
US Patent 7929366 Temperature detector in an integrated circuit
US Patent 7933148 Memory
US Patent 7936631 Non-volatile memory element and method of operation therefor
US Patent 7936637 System and method for synchronizing asynchronous signals without external clock
US Patent 7940576 Semiconductor device
US Patent 7940578 Flash memory device having row decoders sharing single high voltage level shifter, system including the same, and associated methods
US Patent 7940586 Semiconductor memory device
US Patent 7944728 Programming a memory cell with a diode in series by applying reverse bias
US Patent 7944753 Electrically erasable programmable read-only memory (EEPROM) cell and methods for forming and reading the same
US Patent 7948806 Device with precharge/homogenize circuit
US Patent 7948822 Memory cell, and method for storing data
US Patent 7952910 Memory device with split power switch
US Patent 7952911 SRAM cell array structure
US Patent 7952921 1-transistor type DRAM cell, DRAM device and DRAM comprising thereof and driving method thereof and manufacturing method thereof
US Patent 7952944 System for providing on-die termination of a control signal bus
US Patent 7952946 No-disturb bit line write for improving speed of eDRAM
US Patent 7953922 Double density content addressable memory (CAM) lookup scheme
US Patent 7953923 Double density content addressable memory (CAM) lookup scheme
US Patent 7957192 Read and volatile NV standby disturb
US Patent 7957202 Semiconductor device and method of controlling the same
US Patent 7957205 Semiconductor device and control method of the same
US Patent 7961496 Resistive memory cells and devices having asymmetrical contacts
US Patent 7961515 Nonvolatile memory
US Patent 7965534 Memory device, data recording method and IC tag
US Patent 7965549 Semiconductor integrated circuit device and method of operating same
US Patent 7965560 Non-volatile memory with power-saving multi-pass sensing
US Patent 7965573 Power-up signal generator for use in semiconductor device
US Patent 7969761 Semiconductor memory device, memory device support and memory module
US Patent 7969787 Semiconductor device and control method of the same
US Patent 7969806 Systems and methods for writing to a memory
US Patent 7969814 Read command triggered synchronization circuitry
US Patent 7974147 Method and apparatus for monitoring memory addresses
US Patent 7978493 Data encoding scheme to reduce sense current
US Patent 7978523 Semiconductor device and control method of the same
US Patent 7983077 Phase change memory apparatus
US Patent 7983087 Methods and structures for reading out non-volatile memory using NVM cells as a load element
US Patent 7986584 Memory device having multiple power modes
US Patent 7990756 Semiconductor memory device and method for manufacturing same
US Patent 7990761 Immunity of phase change material to disturb in the amorphous phase
US Patent 7990784 Clock signal generating circuit and data output apparatus using the same
US Patent 7995368 Memory cell architecture
US Patent 7995384 Electrically isolated gated diode nonvolatile memory
US Patent 7995386 Applying negative gate voltage to wordlines adjacent to wordline associated with read or verify to reduce adjacent wordline disturb
US Patent 7995416 Semiconductor memory device and operation method thereof
US Patent 8000130 Semiconductor memory device with sense circuit connected to sense node coupled to bit line
US Patent 8000139 Multiple time programmable (MTP) PMOS floating gate-based non-volatile memory device for a general purpose CMOS technology with thick gate oxide
US Patent 8000145 Method for programming nand type flash memory
US Patent 8004872 Floating source line architecture for non-volatile memory
US Patent 8004908 Double edge triggered flip-flop circuit
US Patent 8009455 Programmable resistance memory
US Patent 8009466 Semiconductor storage device
US Patent 8009473 Semiconductor memory device including memory cell array having memory cells using floating body transistors
US Patent 8009495 Memories with front end precharge
US Patent 8009504 Semiconductor memory input/output device
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009466 Semiconductor storage device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009504 Semiconductor memory input/output device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009495 Memories with front end precharge
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009473 Semiconductor memory device including memory cell array having memory cells using floating body transistors
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009455 Programmable resistance memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004908 Double edge triggered flip-flop circuit
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004872 Floating source line architecture for non-volatile memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000145 Method for programming nand type flash memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000139 Multiple time programmable (MTP) PMOS floating gate-based non-volatile memory device for a general purpose CMOS technology with thick gate oxide
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000130 Semiconductor memory device with sense circuit connected to sense node coupled to bit line
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995416 Semiconductor memory device and operation method thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995386 Applying negative gate voltage to wordlines adjacent to wordline associated with read or verify to reduce adjacent wordline disturb
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995384 Electrically isolated gated diode nonvolatile memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995368 Memory cell architecture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990784 Clock signal generating circuit and data output apparatus using the same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990756 Semiconductor memory device and method for manufacturing same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990761 Immunity of phase change material to disturb in the amorphous phase
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7986584 Memory device having multiple power modes
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983087 Methods and structures for reading out non-volatile memory using NVM cells as a load element
Load more
Find more people like Vu A Le
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
SUBSCRIBE