Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

Matthew C Landau

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 22 Sep, 2023
"removed edits for other entities"
Jen English profile picture
Jen English
edited on 22 Sep, 2023
Edits made to:
Infobox (+1/-16 properties)
Description (-152 characters)
Categories (-1 topics)
Related Topics (-1 topics)
‌

Matthew C Landau

The LandCruiser legend continues with more power, capability, luxury, and technology. Explore and let the next generation of this 4WD SUV take you home.

Infobox
Is a
Person
Person
Is a
Product
Product
Twitter URL
http://twitter.com/toyota_aus
Facebook URL
https://www.facebook.com/toyota.aus/
Instagram URL
https://www.instagram.com/toyota_aus
Inventor
Toyota
Toyota
Launch Date
June 9, 2021
Brands
Toyota
Toyota
Business Model
Licensing
Competitors
Lexus
Lexus
Land Rover
Land Rover
Chevrolet
Chevrolet
Cadillac
Cadillac
Infiniti
Infiniti
Country
Japan
Japan
Industry
Toyota Motor Engineering & Manufacturing North America
Toyota Motor Engineering & Manufacturing North America
Official Website
https://www.toyota.com.au/landcruiser-300
Edits on 17 Jul, 2022
Владислав Войкин profile picture
Владислав Войкин
edited on 17 Jul, 2022
Edits made to:
Infobox (+1 properties)
Infobox
Industry
Toyota Motor Engineering & Manufacturing North America
Toyota Motor Engineering & Manufacturing North America
Владислав Войкин profile picture
Владислав Войкин
edited on 17 Jul, 2022
Edits made to:
Categories (+1 topics)
Related Topics (+1 topics)
Topic thumbnail

Matthew C Landau

Владислав Войкин profile picture
Владислав Войкин
edited on 17 Jul, 2022
Edits made to:
Infobox (+12/-1 properties)
Infobox
Is a
Product
Product
Is a
Person
Person
Official Website
https://www.toyota.com.au/landcruiser-300
Launch date
June 9, 2021
Business model
Licensing
Competitors
Lexus
Lexus
Land Rover
Land Rover
Chevrolet
Chevrolet
Cadillac
Cadillac
Infiniti
Infiniti
Inventor
Toyota
Toyota
Brands
Toyota
Toyota
Country
Japan
Japan
Владислав Войкин profile picture
Владислав Войкин
edited on 17 Jul, 2022
Edits made to:
Infobox (+3 properties)
Description (+152 characters)
‌

Matthew C Landau

The LandCruiser legend continues with more power, capability, luxury, and technology. Explore and let the next generation of this 4WD SUV take you home.

Infobox
Instagram URL
https://www.instagram.com/toyota_aus
Facebook URL
https://www.facebook.com/toyota.aus/
Twitter URL
http://twitter.com/toyota_aus
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI profile picture
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox (-606 properties)
Infobox
Patent primary examiner of
‌
US Patent 11171194 Display apparatus
‌
US Patent 11177239 Semiconductor device including control switches to reduce pin capacitance
‌
US Patent 7187005 Flat panel display with thin film transistor
‌
US Patent 7205667 Semiconductor device having copper wiring
‌
US Patent 7238967 Light emitting diode
‌
US Patent 7242056 Structure and fabrication method for capacitors integratible with vertical replacement gate transistors
‌
US Patent 7247905 Offset vertical device
‌
US Patent 7250647 Asymmetrical transistor for imager device
‌
US Patent 7253447 Light emitting element and light emitting device with the light emitting element and method for manufacturing the light emitting element
‌
US Patent 7253481 High performance MOS device with graded silicide
‌
US Patent 7253485 Semiconductor device and manufacturing method thereof
‌
US Patent 7259402 High efficiency group III nitride-silicon carbide light emitting diode
‌
US Patent 7259423 Non-volatile memory device having dual gate
‌
US Patent 7262452 Method of forming DRAM device having capacitor and DRAM device so formed
‌
US Patent 7271407 Switchable circuit assemblies and semiconductor constructions
‌
US Patent 7276391 Manufacture of a semiconductor device
‌
US Patent 7276735 Laminated semiconductor substrate and optical semiconductor element
‌
US Patent 7285857 GaN-based III—V group compound semiconductor device and p-type electrode for the same
‌
US Patent 7294900 Compound semiconductor device and manufacturing method thereof
‌
US Patent 7297579 Semiconductor device and manufacturing method thereof
‌
US Patent 7297977 Semiconductor device
‌
US Patent 7297980 Flat panel display device with polycrystalline silicon thin film transistor
‌
US Patent 7298020 Semiconductor device and method of manufacturing the same
‌
US Patent 7301217 Decoupling capacitor design
‌
US Patent 7306981 Semiconductor manufacturing method
‌
US Patent 7312114 Manufacturing method for a trench capacitor having an isolation collar electrically connected with a substrate on a single side via a buried contact for use in a semiconductor memory cell
‌
US Patent 7320920 Non-volatile flash memory device having at least two different channel concentrations and method of fabricating the same
‌
US Patent 7321155 Offset spacer formation for strained channel CMOS transistor
‌
US Patent 7323757 System for field assisted statistical assembly of wafers
‌
US Patent 7323761 Antifuse structure having an integrated heating element
‌
US Patent 7326971 Gallium nitride based high-electron mobility devices
‌
US Patent 7326993 Nonvolatile semiconductor memory and method for fabricating the same
‌
US Patent 7329557 Method of manufacturing solid-state imaging device with P-type diffusion layers
‌
US Patent 7331566 Nitride semiconductor light emitting device
‌
US Patent 7332751 Rear-illuminated-type photodiode array
‌
US Patent 7332765 Variable resistance functional body and storage device
‌
US Patent 7332813 Semiconductor device
‌
US Patent 7335520 Method and apparatus for fabricating flat panel display
‌
US Patent 7335522 Package structure for light emitting diode and method thereof
‌
US Patent 7335926 Package structure for light emitting diode and method thereof
‌
US Patent 7338833 Dual dielectric structure for suppressing lateral leakage current in high fill factor arrays
‌
US Patent 7339187 Transistor structures
‌
US Patent 7345322 Light emitting diode
‌
US Patent 7345336 Semiconductor memory device having self-aligned charge trapping layer
‌
US Patent 7348599 Semiconductor device and manufacturing method thereof
‌
US Patent 7348641 Structure and method of making double-gated self-aligned finFET having gates of different lengths
‌
US Patent 7348642 Fin-type field effect transistor
‌
US Patent 7351997 Single photon receptor
‌
US Patent 7352024 Semiconductor storage device and semiconductor integrated circuit
‌
US Patent 7358540 Organic adhesive light-emitting device with ohmic metal contact
‌
US Patent 7358581 Quantum dot based pressure switch
‌
US Patent 11183507 Semiconductor memory device and method for manufacturing same
‌
US Patent 7372077 Semiconductor device
‌
US Patent 7372091 Selective epitaxy vertical integrated circuit components
‌
US Patent 7385275 Shallow trench isolation method for shielding trapped charge in a semiconductor device
‌
US Patent 7388258 Sectional field effect devices
‌
US Patent 7390947 Forming field effect transistors from conductors
‌
US Patent 7397101 Germanium silicon heterostructure photodetectors
‌
US Patent 7397131 Self-aligned semiconductor contact structures
‌
US Patent 7400001 Nitride based hetero-junction field effect transistor
‌
US Patent 7400023 Photoelectric converting film stack type solid-state image pickup device and method of producing the same
‌
US Patent 7402874 One time programmable EPROM fabrication in STI CMOS technology
‌
US Patent 7405087 Magnetic memory device and method of manufacturing the same
‌
US Patent 7411252 Substrate backgate for trigate FET
‌
US Patent 7413941 Method of fabricating sectional field effect devices
‌
US Patent 7417278 Method to increase coupling ratio of source to floating gate in split-gate flash
‌
US Patent 7419892 Semiconductor devices including implanted regions and protective layers and methods of forming the same
‌
US Patent 7423297 LED extractor composed of high index glass
‌
US Patent 7423709 Color filter substrate, manufacturing method of color filter substrate, active matrix type liquid crystal display, and manufacturing method of active matrix type liquid crystal display
‌
US Patent 7425741 EEPROM structure with improved data retention utilizing biased metal plate and conductive layer exclusion
‌
US Patent 7432556 Semiconductor device with dummy conductors
‌
US Patent 7432579 Semiconductor device with horizontal MOSFET and Schottky barrier diode provided on single substrate
‌
US Patent 7439536 Phase change memory cell with tubular heater and manufacturing method thereof
‌
US Patent 7439544 Structure and manufacturing method of an image TFT array
‌
US Patent 7439551 Nitride-based compound semiconductor light emitting device
‌
US Patent 7439555 III-nitride semiconductor device with trench structure
‌
US Patent 7439609 Doping of gallium nitride by solid source diffusion and resulting gallium nitride structures
‌
US Patent 7442631 Doping method and method of manufacturing field effect transistor
‌
US Patent 7449730 Nitride-based semiconductor device
‌
US Patent 7449787 Liquid crystal display
‌
US Patent 7453130 Semiconductor apparatus and method for fabricating the same
‌
US Patent 7456450 CMOS devices with hybrid channel orientations and method for fabricating the same
‌
US Patent 7456470 Top drain fet with integrated body short
‌
US Patent 7491610 Fabrication method
‌
US Patent 7518203 Semiconductor structure, particularly in a semiconductor detector, and associated operating method
‌
US Patent 7521372 Method of fabrication of phase-change memory
‌
US Patent 7535270 Semiconductor memory device
‌
US Patent 7538018 Gate structure and method for fabricating the same, and method for fabricating memory and CMOS transistor layout
‌
US Patent 7541640 Vertical field-effect transistor and method of forming the same
‌
US Patent 7556986 Tape supported memory card leadframe structure
‌
US Patent 7557004 Method for fabricating semiconductor device
‌
US Patent 7557028 Process for group III-V semiconductor nanostructure synthesis and compositions made using same
‌
US Patent 7560342 Method of manufacturing a semiconductor device having a plurality of memory and non-memory devices
‌
US Patent 7563727 Low-k dielectric layer formed from aluminosilicate precursors
‌
US Patent 7564120 Electrical passivation of silicon-containing surfaces using organic layers
‌
US Patent 7572710 Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects
‌
US Patent 7572741 Methods of fabricating oxide layers on silicon carbide layers utilizing atomic oxygen
‌
US Patent 7575957 Leadless semiconductor package and method for manufacturing the same
‌
US Patent 7579203 Light emitting device
‌
US Patent 7579256 Method for forming shallow trench isolation in semiconductor device using a pore-generating layer
‌
US Patent 7585712 Methods of fabricating thin film transistor array substrate and forming metal layer of thin film transistor array substrate
‌
US Patent 7585718 Method of manufacturing a carbon nano-tube transistor
‌
US Patent 7585734 Method of fabricating multi-gate transistor and multi-gate transistor fabricated thereby
‌
US Patent 7585785 Sacrificial benzocyclobutene copolymers for making air gap semiconductor devices
‌
US Patent 7585792 Relaxation of a strained layer using a molten layer
‌
US Patent 7601560 Method for producing an electronic circuit
‌
US Patent 7601613 Manufacturing method of bonded wafer
‌
US Patent 7605006 Method of manufacturing a magnetic head
‌
US Patent 7605039 Multiple-gate MOS transistor using Si substrate and method of manufacturing the same
‌
US Patent 7605055 Wafer with diamond layer
‌
US Patent 7608864 High electron mobility transistor with mesa structure and reduced gate leakage current
‌
US Patent 7615464 Transfer method with a treatment of a surface to be bonded
‌
US Patent 7615477 Method of fabricating a BGA package having decreased adhesion
‌
US Patent 7618857 Method of reducing detrimental STI-induced stress in MOSFET channels
‌
US Patent 7618865 Method in the fabrication of a monolithically integrated vertical device on an SOI substrate
‌
US Patent 7619279 Three dimensional flash cell
‌
US Patent 7622311 Inspection of underfill in integrated circuit package
‌
US Patent 7622337 Method for fabricating a transistor using a SOI wafer
‌
US Patent 7622789 Polymer transistor arrangement, integrated circuit arrangement and method for producing a polymer transistor arrangement
‌
US Patent 7629269 High-k thin film grain size control
‌
US Patent 7638345 Method of manufacturing silicon nanowires and device comprising silicon nanowires formed by the same
‌
US Patent 7638350 Fingerprint sensors using membrane switch arrays
‌
US Patent 7638375 Method of manufacturing thin film transistor substrate
‌
US Patent 7638392 Methods of forming capacitor structures
‌
US Patent 7638406 Method of fabricating a high Q factor integrated circuit inductor
‌
US Patent 7640652 Method of making a current sensing chip resistor
‌
US Patent 7642109 Electrical connection in OLED devices
‌
US Patent 7642113 Semiconductor wafer dividing method
‌
US Patent 7642116 Method of forming a photodiode that reduces the effects of surface recombination sites
‌
US Patent 7642141 Manufacturing method for display device
‌
US Patent 7642182 ESD protection for passive integrated devices
‌
US Patent 7642205 Rapid thermal processing using energy transfer layers
‌
US Patent 7642599 Semiconductor device and junction termination structure
‌
US Patent 7645676 Semiconductor structures for latch-up suppression and methods of forming such semiconductor structures
‌
US Patent 7646051 Semiconductor devices having a bit line plug and methods of fabricating the same
‌
US Patent 7648850 Method for producing semiconductor chip
‌
US Patent 7649239 Dielectric spacers for metal interconnects and method to form the same
‌
US Patent 7655512 Method for forming electrodes of organic electronic devices, organic thin film transistors comprising such electrodes, and display devices comprising such transistors
‌
US Patent 7655514 Method of fabricating a MESFET with a sloped MESA structure
‌
US Patent 7655524 Method for manufacturing isolation layer having barrier layer formed thereon
‌
US Patent 7655549 Method for depositing a metal gate on a high-k dielectric film
‌
US Patent 7656012 Apparatus for use in semiconductor wafer processing for laterally displacing individual semiconductor devices away from one another
‌
US Patent 7656045 Cap layer for an aluminum copper bond pad
‌
US Patent 7659185 Method for forming silicon thin-film on flexible metal substrate
‌
US Patent 7663200 Integrated circuit device packaging structure and packaging method
‌
US Patent 7663201 Semiconductor device with a diffusion barrier film having a spacing for stress relief of solder bump
‌
US Patent 7666707 Display device and method for manufacturing display device
‌
US Patent 7666710 Method of manufacturing photo couplers
‌
US Patent 7666789 Method of manufacturing a variable resistance structure and method of manufacturing a phase-change memory device using the same
‌
US Patent 7666801 Systems and methods for forming metal oxides using metal compounds containing aminosilane ligands
‌
US Patent 7667220 Multilevel-cell memory structures employing multi-memory with tungsten oxides and manufacturing method
‌
US Patent 7670864 CMOS image sensor and fabricating method thereof
‌
US Patent 7670927 Double-sided integrated circuit chips
‌
US Patent 7671435 Pixel having two semiconductor layers, image sensor including the pixel, and image processing system including the image sensor
‌
US Patent 7674668 Method of manufacturing a semiconductor device
‌
US Patent 7674670 Methods of forming threshold voltage implant regions
‌
US Patent 7678596 Method for manufacturing monolithic semiconductor laser
‌
US Patent 7678598 Method for manufacturing surface-emitting semiconductor laser
‌
US Patent 7678682 Ultraviolet assisted pore sealing of porous low k dielectric films
‌
US Patent 7678704 Method of making a contact in a semiconductor device
‌
US Patent 7682863 CMOS image sensor and method for fabricating the same
‌
US Patent 7682902 Memory structure and method of making the same
‌
US Patent 7682952 Method for forming low defect density alloy graded layers and structure containing such layers
‌
US Patent 7682964 Method of forming a contact hole in a semiconductor device
‌
US Patent 7687283 Method of producing a semiconductor device having a magnetic layer formed thereon
‌
US Patent 7687349 Growth of silicon nanodots having a metallic coating using gaseous precursors
‌
US Patent 7687360 Method of forming spaced-apart charge trapping stacks
‌
US Patent 7691723 Bonding system having stress control
‌
US Patent 7692253 Memory cell array with low resistance common source and high current drivability
‌
US Patent 7692291 Circuit board having a heating means and a hermetically sealed multi-chip package
‌
US Patent 7696051 Method of fabricating a MOSFET having doped epitaxially grown source/drain region on recessed substrate
‌
US Patent 7696054 Transistor, a transistor arrangement and method thereof
‌
US Patent 7696065 Method of manufacturing a semiconductor device by forming separation regions which do not extend to the peripherals of a substrate, and structures thereof
‌
US Patent 7696091 Method of forming a silicon layer and method of manufacturing a display substrate by using the same
‌
US Patent 7696101 Process for increasing feature density during the manufacture of a semiconductor device
‌
US Patent 7696592 Solid state imaging apparatus method for fabricating the same and camera using the same
‌
US Patent 7700388 Manufacturing method of pixel structure
‌
US Patent 7700454 Methods of forming integrated circuit electrodes and capacitors by wrinkling a layer that includes a high percentage of impurities
‌
US Patent 7700477 Method for fabricating semiconductor device
‌
US Patent 7700935 Non-volatile memory device and method of fabricating the same
‌
US Patent 7704822 Semiconductor device
‌
US Patent 7704858 Methods of forming nickel silicide layers with low carbon content
‌
US Patent 7704865 Methods of forming charge-trapping dielectric layers for semiconductor memory devices
‌
US Patent 7704868 Fabrication of a micro-electromechanical system (MEMS) device from a complementary metal oxide semiconductor (CMOS)
‌
US Patent 7704872 Ultraviolet assisted pore sealing of porous low k dielectric films
‌
US Patent 7705369 High-voltage diode with optimized turn-off method and corresponding optimization method
‌
US Patent 7709290 Method of forming a self-assembled molecular layer
‌
US Patent 7709307 Printed non-volatile memory
‌
US Patent 7709324 Method for forming a gate within a trench including the use of a protective film
‌
US Patent 7709383 Film forming method, and substrate-processing apparatus
‌
US Patent 7709397 Method and system for etching a high-k dielectric material
‌
US Patent 7709911 Semiconductor device having silicide transistors and non-silicide transistors formed on the same substrate and method for fabricating the same
‌
US Patent 7709946 Micro universal serial bus (USB) memory package
‌
US Patent 7713876 Method for integrating a ruthenium layer with bulk copper in copper metallization
‌
US Patent 7714435 Semiconductor device and method for fabricating the same
‌
US Patent 7714450 On-die bond wires system and method for enhancing routability of a redistribution layer
‌
US Patent 7718447 System and method for estimating the crystallinity of stacked metal lines in microstructures
‌
US Patent 7718523 Solder attach film and method of forming solder ball using the same
‌
US Patent 7723189 Method for manufacturing semiconductor device having recess gate
‌
US Patent 7723202 Method for manufacturing a semiconductor device including a crown-type capacitor
‌
US Patent 7723244 Method for internal electrical insulation of a substrate for a power semiconductor module
‌
US Patent 7723764 Device mounting substrate and image display device
‌
US Patent 7723780 Lateral DMOS device structure and manufacturing method thereof
‌
US Patent 7723812 Preferentially deposited lubricant to prevent anti-stiction in micromechanical systems
‌
US Patent 7727788 Method of manufacturing display device using LED chips formed in a porous template
‌
US Patent 7727808 Ultra thin die electronic package
‌
US Patent 7727818 Substrate process for an embedded component
‌
US Patent 7727820 Misalignment-tolerant methods for fabricating multiplexing/demultiplexing architectures
‌
US Patent 7727832 Semiconductor device and method for manufacturing the same
‌
US Patent 7727861 Method and device for contacting semiconductor chips
‌
US Patent 7727872 Methods for fabricating semiconductor components with conductive interconnects
‌
US Patent 7732244 Method for forming light-transmitting regions
‌
US Patent 7732852 High-K dielectric materials and processes for manufacturing them
‌
US Patent 7736955 Manufacture method of display device by using droplet discharge method
‌
US Patent 7737003 Method and structure for optimizing yield of 3-D chip manufacture
‌
US Patent 7738257 Microelectronic device including bridging interconnect to top conductive layer of passive embedded structure and method of making same
‌
US Patent 7741135 Method of manufacturing light emitting display
‌
US Patent 7741681 Latchup robust array I/O using through wafer via
‌
US Patent 7745245 Semiconductor light emitting device
‌
US Patent 7745850 Nitride-based semiconductor device with reduced leakage current
‌
US Patent 7745859 Solid-state image sensing apparatus and fabrication method thereof
‌
US Patent 7745871 Fin field effect transistors including oxidation barrier layers
‌
US Patent 7745891 Encapsulation component for integrated micro electromechanical system comprising first and second covers
‌
US Patent 7745893 Magnetic transistor structure
‌
US Patent 7745912 Stress absorption layer and cylinder solder joint method and apparatus
‌
US Patent 7750363 Nitride semiconductor light-emitting device having an end face coating film and method of manufacturing the same
‌
US Patent 7754587 Silicon deposition over dual surface orientation substrates to promote uniform polishing
‌
US Patent 7755164 Capacitor and resistor having anodic metal and anodic metal oxide structure
‌
US Patent 7755178 Base semiconductor component for a semiconductor component stack and method for the production thereof
‌
US Patent 7755179 Semiconductor package structure having enhanced thermal dissipation characteristics
‌
US Patent 7755194 Composite barrier layers with controlled copper interface surface roughness
‌
US Patent 7755204 Stacked die module including multiple adhesives that cure at different temperatures
‌
US Patent 7759148 Method for manufacturing semiconductor optical device
‌
US Patent 7760505 Power semiconductor module
‌
US Patent 7763489 Method of forming a micromechanical system containing a microfluidic lubricant channel
‌
US Patent 7763520 Capacitor device with a layer structure disposed in a meander-shaped manner
‌
US Patent 7763907 Semiconductor light emitting element
‌
US Patent 7763925 Semiconductor device incorporating a capacitor and method of fabricating the same
‌
US Patent 7767100 Patterning method and field effect transistors
‌
US Patent 7767514 Methods of implanting dopant into channel regions
‌
US Patent 7767536 Semiconductor device and fabricating method thereof
‌
US Patent 7767559 Process for fabricating semiconductor device
‌
US Patent 7767592 Method for forming a mask pattern for ion-implantation
‌
US Patent 7767999 Polythiophenes and devices thereof
‌
US Patent 7768061 Self aligned 1 bit local SONOS memory cell
‌
US Patent 7768096 System for fabricating semiconductor components with conductive interconnects
‌
US Patent 7768097 Integrated circuit package having an inductance loop formed from a multi-loop configuration
‌
US Patent 7768121 Apparatus and methods for cooling semiconductor integrated circuit package structures
‌
US Patent 7768124 Semiconductor sensor having a flat mounting plate with banks
‌
US Patent 7772041 Method of sealing or welding two elements to one another
‌
US Patent 7772068 Method of manufacturing non-volatile memory
‌
US Patent 7772070 Semiconductor integrated circuit device and dummy pattern arrangement method
‌
US Patent 7772109 Manufacturing method of multilayer wiring substrate
‌
US Patent 7772125 Structure in which cylindrical microstructure is maintained in anisotropic groove, method for fabricating the same, and semiconductor device, TFT driving circuit, panel, display and sensor using the structure in which cylindrical microstructure is maintained in anisotropic groove
‌
US Patent 7776704 Method to build self-aligned NPN in advanced BiCMOS technology
‌
US Patent 7776736 Substrate for electronic device capable of suppressing fluorine atoms exposed at the surface of insulating film from reacting with water and method for processing same
‌
US Patent 7776743 Method of forming semiconductor devices containing metal cap layers
‌
US Patent 7776761 Method of fabricating semiconductor device having multiple gate insulating layer
‌
US Patent 7777226 Polycrystalline silicon thin film, fabrication method thereof, and thin film transistor without directional dependency on active channels fabricated using the same
‌
US Patent 7777310 Integrated circuit package system with integral inner lead and paddle
‌
US Patent 7781234 Semiconductor process evaluation methods including variable ion implanting conditions
‌
US Patent 7781273 Semiconductor structure with multiple fins having different channel region heights and method of forming the semiconductor structure
‌
US Patent 7781285 Semiconductor device having vertical transistor and method of fabricating the same
‌
US Patent 7781339 Method of fabricating semiconductor interconnections
‌
US Patent 7781851 Semiconductor device having reduced die-warpage and method of manufacturing the same
‌
US Patent 7781859 Schottky diode structures having deep wells for improving breakdown voltages
‌
US Patent 7781885 Optoelectronic semiconductor package and method for attaching heat dissipation element thereto
‌
US Patent 7782416 Array substrate for liquid crystal display device using organic semiconductor material and method of fabricating the same
‌
US Patent 7785906 Method to detect poly residues in LOCOS process
‌
US Patent 7785912 Piezo-TFT cantilever MEMS fabrication
‌
US Patent 7785956 Technique for compensating for a difference in deposition behavior in an interlayer dielectric material
‌
US Patent 7785983 Semiconductor device having tiles for dual-trench integration and method therefor
‌
US Patent 7785995 Semiconductor buffer structures
‌
US Patent 7786002 Method for producing a component comprising a conductor structure that is suitable for use at high frequencies
‌
US Patent 7786021 High-density plasma multilayer gate oxide
‌
US Patent 7786479 Array substrate for LCD and method of fabrication thereof
‌
US Patent 7786509 Field-effect transistor and method of making same
‌
US Patent 7790607 Method for reducing dielectric overetch using a dielectric etch stop at a planar surface
‌
US Patent 7795126 Electrical die contact structure and fabrication method
‌
US Patent 7795128 Method of manufacturing a semiconductor device having an enhanced electrode pad structure
‌
US Patent 7795131 Method of fabricating metal interconnects and inter-metal dielectric layer thereof
‌
US Patent 7795737 Methods of redistributing bondpad locations on an integrated circuit
‌
US Patent 7799597 Thin film transistor, method of manufacturing the same and flat panel display having the thin film transistor
‌
US Patent 7799609 Method of manufacturing dual orientation wafers
‌
US Patent 7799661 Electrical sensor for real-time feedback control of plasma nitridation
‌
US Patent 7799680 Surface preparation prior to deposition on germanium
‌
US Patent 7799693 Method for manufacturing a semiconductor device
‌
US Patent 7803641 Mold structure for packaging LED chips and method thereof
‌
US Patent 7803657 Method of manufacturing a variable resistance structure and method of manufacturing a phase-change memory device using the same
‌
US Patent 7803687 Method for forming a thin film resistor
‌
US Patent 7804085 Solid electrolyte switching element, and fabrication method of the solid electrolyte element, and integrated circuit
‌
US Patent 7804149 Nanostructured ZnO electrodes for efficient dye sensitized solar cells
‌
US Patent 7804178 Semiconductor component with surface mountable devices and method for producing the same
‌
US Patent 7807510 Method of manufacturing chip integrated substrate
‌
US Patent 7807518 Semiconductor memory device and manufacturing method thereof
‌
US Patent 7807547 Wafer bonding material with embedded rigid particles
‌
US Patent 7807556 Method for doping impurities
‌
US Patent 7811890 Vertical channel transistor structure and manufacturing method thereof
‌
US Patent 7811902 Method for manufacturing nitride based single crystal substrate and method for manufacturing nitride based light emitting diode using the same
‌
US Patent 7811923 Integrated wafer processing system for integration of patternable dielectric materials
‌
US Patent 7816754 Ball grid array package construction with raised solder ball pads
‌
US Patent 7820475 Back side contact solar cell structures and fabrication processes
‌
US Patent 7820539 Method for separately optimizing spacer width for two transistor groups using a recess spacer etch (RSE) integration
‌
US Patent 7820544 Method for forming metal wiring of semiconductor device and a semiconductor device manufactured by the same
‌
US Patent 7820545 Methods of forming conductive interconnects
‌
US Patent 7824933 Method of determining n-well scattering effects on FETs
‌
US Patent 7825023 Method of manufacturing an interconnection structure
‌
US Patent 7825463 Semiconductor device having asymmetric bulb-type recess gate and method for manufacturing the same
‌
US Patent 7825470 Transistor and in-situ fabrication process
‌
US Patent 7829363 Method and apparatus for microjoining dissimilar materials
‌
US Patent 7829380 Solder pillar bumping and a method of making the same
‌
US Patent 7829421 SOI transistor having an embedded strain layer and a reduced floating body effect and a method for forming the same
‌
US Patent 7829427 Method of fabricating a high Q factor integrated circuit inductor
‌
US Patent 7833819 Method and apparatus for decreasing storage node parasitic charge in active pixel image sensors
‌
US Patent 7833830 3D interconnect with protruding contacts
‌
US Patent 7833834 Method for producing nitride semiconductor laser light source and apparatus for producing nitride semiconductor laser light source
‌
US Patent 7833894 Devices and systems having at least one dam structure
‌
US Patent 7838323 Method for fabricating semiconductor device
‌
US Patent 7838399 Plasma immersed ion implantation process using balanced etch-deposition process
‌
US Patent 7838991 Metallurgy for copper plated wafers
‌
US Patent 7839006 Semiconductor device and method for manufacturing the same
‌
US Patent 7842518 Method for fabricating semiconductor device
‌
US Patent 7842540 Room temperature metal direct bonding
‌
US Patent 7842552 Semiconductor chip packages having reduced stress
‌
US Patent 7842553 Cooling micro-channels
‌
US Patent 7842574 Method of manufacturing a semiconductor power device
‌
US Patent 7842580 Structure and method for buried inductors for ultra-high resistivity wafers for SOI/RF SiGe applications
‌
US Patent 7842581 Methods of forming metal layers using oxygen gas as a reaction source and methods of fabricating capacitors using such metal layers
‌
US Patent 7842592 Channel strain engineering in field-effect-transistor
‌
US Patent 7842594 Semiconductor device and method for fabricating the same
‌
US Patent 7842601 Method of forming small pitch pattern using double spacers
‌
US Patent 7842602 Semiconductor device having silicon-diffused metal wiring layer and its manufacturing method
‌
US Patent 7846775 Universal lead frame for micro-array packages
‌
US Patent 7846778 Integrated heat spreader, heat sink or heat pipe with pre-attached phase change thermal interface material and method of making an electronic assembly
‌
US Patent 7846813 Method and apparatus for bonded substrates
‌
US Patent 7847318 Multilayer build-up wiring board including a chip mount region
‌
US Patent 7851237 Semiconductor device test structures and methods
‌
US Patent 7851241 Method for severing brittle material substrate and severing apparatus using the method
‌
US Patent 7851263 Semiconductor device and method of manufacturing the same
‌
US Patent 7851301 Semiconductor capacitor structure and method to form same
‌
US Patent 7851326 Method for producing deep trench structures
‌
US Patent 7851360 Organometallic precursors for seed/barrier processes and methods thereof
‌
US Patent 7851366 Forming a sacrificial layer in order to realise a suspended element
‌
US Patent 7851384 Method to mitigate impact of UV and E-beam exposure on semiconductor device film properties by use of a bilayer film
‌
US Patent 7851930 Conductive adhesive compositions containing an alloy filler material for better dispense and thermal properties
‌
US Patent 7855115 Method for forming laterally extending dielectric layer in a trench-gate FET
‌
US Patent 7855139 Systems and methods for controlling the effective dielectric constant of materials used in a semiconductor device
‌
US Patent 7855143 Interconnect capping layer and method of fabrication
‌
US Patent 7855151 Formation of a slot in a silicon substrate
‌
US Patent 7855420 Structure for a latchup robust array I/O using through wafer via
‌
US Patent 7855424 Method for packaging semiconductor device and package structure thereof
‌
US Patent 7858413 Manufacturing method of pixel structure
‌
US Patent 7858476 Method for fabricating semiconductor device with recess gate
‌
US Patent 7858491 Method of fabricating semiconductor device
‌
US Patent 7858513 Fabrication of self-aligned via holes in polymer thin films
‌
US Patent 7859070 Airtight apparatus having a lid with an optical window for passage of optical signals
‌
US Patent 7859116 Exposed metal bezel for use in sensor devices and method therefor
‌
US Patent 7863077 Image sensor and method for manufacturing the same
‌
US Patent 7863146 Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance
‌
US Patent 7863192 Methods for full gate silicidation of metal gate structures
‌
US Patent 7863202 High dielectric constant materials
‌
US Patent 7867844 Methods of forming NAND cell units
‌
US Patent 7867877 Method for manufacturing SOI wafer
‌
US Patent 7867884 Sample wafer fabrication method
‌
US Patent 7867896 Sequential deposition of tantalum nitride using a tantalum-containing precursor and a nitrogen-containing precursor
‌
US Patent 7867903 Passivated thin film and method of producing same
‌
US Patent 7868384 High-voltage semiconductor device and method of fabricating the same
‌
US Patent 7871828 In-situ dose monitoring using optical emission spectroscopy
‌
US Patent 7871855 Use of axial substituted phthalocyanine compound for preparing organic thin-film transistor
‌
US Patent 7871894 Process for manufacturing thick suspended structures of semiconductor material
‌
US Patent 7871923 Self-aligned air-gap in interconnect structures
‌
US Patent 7871927 Wafer via formation
‌
US Patent 7871929 Method of forming semiconductor devices containing metal cap layers
‌
US Patent 7871942 Methods for manufacturing high dielectric constant film
‌
US Patent 7872317 Dual metal gate self-aligned integration
‌
US Patent 7872357 Protection for bonding pads and methods of formation
‌
US Patent 7875478 Method for controlling color contrast of a multi-wavelength light-emitting diode
‌
US Patent 7875488 Method of fabricating image sensor having inner lens
‌
US Patent 7875514 Technique for compensating for a difference in deposition behavior in an interlayer dielectric material
‌
US Patent 7875547 Contact hole structures and contact structures and fabrication methods thereof
‌
US Patent 7875954 Semiconductor chip
‌
US Patent 7879640 CMOS image sensor and method for fabricating the same
‌
US Patent 7879663 Trench formation in a semiconductor material
‌
US Patent 7879668 Method of manufacturing a semiconductor device
‌
US Patent 7879683 Methods and apparatus of creating airgap in dielectric layers for the reduction of RC delay
‌
US Patent 7879702 Method for manufacturing a semiconductor device including a memory cell array area and peripheral circuit area
‌
US Patent 7879715 Methods of forming electronic structures including conductive shunt layers and related structures
‌
US Patent 7880233 Transistor with raised source and drain formed on SOI substrate
‌
US Patent 7880256 Semiconductor device with passivation layer covering wiring layer
‌
US Patent 7883909 Method to measure ion beam angle
‌
US Patent 7883951 CMOS device with metal and silicide gate electrodes and a method for making it
‌
US Patent 7883969 Metal oxide semiconductor field effect transistors (MOSFETs) including recessed channel regions and methods of fabricating the same
‌
US Patent 7883979 Method for manufacturing a semiconductor device with reduced floating body effect
‌
US Patent 7883980 Insulated gate field effect transistor having passivated schottky barriers to the channel
‌
US Patent 7883993 Semiconductor device with semiconductor chip and rewiring layer and method for producing the same
‌
US Patent 7883999 Method for increasing the penetration depth of material infusion in a substrate using a gas cluster ion beam
‌
US Patent 7884000 Method for manufacturing simox wafer
‌
US Patent 7884005 Method of manufacturing a semiconductor device
‌
US Patent 7884012 Void-free copper filling of recessed features for semiconductor devices
‌
US Patent 7884022 Multiple deposition for integration of spacers in pitch multiplication process
‌
US Patent 7884030 Gap-filling with uniform properties
‌
US Patent 7884385 Light emitting diode device
‌
US Patent 7884398 Floating gate field effect transistors for chemical and/or biological sensing
‌
US Patent 7884421 Semiconductor device and method of manufacturing the same
‌
US Patent 7884452 Semiconductor power device package having a lead frame-based integrated inductor
‌
US Patent 7884471 Solder bump and related intermediate structure having primary and secondary portions and method of manufacturing same
‌
US Patent 7888138 Ferroelectric thin film device and method of manufacturing the same
‌
US Patent 7888155 Phase-change memory element and method for fabricating the same
‌
US Patent 7888182 Electronic component, production method of electronic component, mounted structure of electronic component, and evaluation method of electronic component
‌
US Patent 7888184 Integrated circuit packaging system with embedded circuitry and post, and method of manufacture thereof
‌
US Patent 7888197 Method of forming stressed SOI FET having doped glass box layer using sacrificial stressed layer
‌
US Patent 7888214 Selective stress relaxation of contact etch stop layer through layout design
‌
US Patent 7888270 Etching method for nitride semiconductor
‌
US Patent 7888672 Device for detecting stress migration properties
‌
US Patent 7888722 Trench capacitors and memory cells using trench capacitors
‌
US Patent 7889557 NAND flash memory device with increased spacing between selection transistors and adjacent memory cells
‌
US Patent 7892873 Fabrication method of nitride-based semiconductor device
‌
US Patent 7892901 Strained silicon-on-insulator transistors with mesa isolation
‌
US Patent 7892905 Formation of strained Si channel and Si
‌
US Patent 7892916 Semiconductor device and fabricating method thereof
‌
US Patent 7892917 Method for forming bismuth titanium silicon oxide thin film
‌
US Patent 7893505 Semiconductor integrated circuit device
‌
US Patent 7897436 Process for packaging micro-components using a matrix
‌
US Patent 7897451 Method for creating tensile strain by selectively applying stress memorization techniques to NMOS transistors
‌
US Patent 7898017 Floating-gate memory cell and memory device and electronic system therewith
‌
US Patent 7901966 Method for manufacturing nitride semiconductor device
‌
US Patent 7901967 Dicing method for semiconductor substrate
‌
US Patent 7902008 Methods for fabricating a stressed MOS device
‌
US Patent 7902055 Method of manufacturing a dual metal Schottky diode
‌
US Patent 7902639 Printable electric circuits, electronic components and method of forming the same
‌
US Patent 7906415 Device having zinc oxide semiconductor and indium/zinc electrode
‌
US Patent 7906421 Method for applying solder to redistribution lines
‌
US Patent 7906443 Controlling oxygen precipitates in silicon wafers using infrared irradiation and heating
‌
US Patent 7906781 Liquid crystal display device and fabricating method thereof
‌
US Patent 7906803 Nano-wire capacitor and circuit device therewith
‌
US Patent 7910405 Semiconductor device having adhesion increasing film to prevent peeling
‌
US Patent 7910415 Semiconductor device and method of manufacturing the same, and semiconductor substrate and method of manufacturing the same
‌
US Patent 7910438 Method for fabricating semiconductor device including recess gate
‌
US Patent 7910440 Semiconductor device and method for making the same
‌
US Patent 7910443 Method involving trimming a hard mask in the peripheral region of a semiconductor device
‌
US Patent 7910457 Semiconductor substrate, semiconductor device and manufacturing method thereof
‌
US Patent 7910476 Adhesion and minimizing oxidation on electroless CO alloy films for integration with low K inter-metal dielectric and etch stop
‌
US Patent 7915071 Method for chemical mechanical planarization of chalcogenide materials
‌
US Patent 7915102 Methods of fabricating thin film transistor and organic light emitting display device using the same
‌
US Patent 7915103 Method for fabricating a flat panel display
‌
US Patent 7915147 Group III nitride compound semiconductor device
‌
US Patent 7915165 Substrate treating apparatus and method for manufacturing semiconductor device
‌
US Patent 7915639 InGaAsSbN photodiode arrays
‌
US Patent 7915659 Devices with cavity-defined gates and methods of making the same
‌
US Patent 7915697 Sensor device and fabrication method for the same
‌
US Patent 7915718 Apparatus for flip-chip packaging providing testing capability
‌
US Patent 7915746 Semiconductor wafer, and semiconductor device formed therefrom
‌
US Patent 7919363 Integrated circuit with additional mini-pads connected by an under-bump metallization and method for production thereof
‌
US Patent 7919375 Semiconductor device and method for manufacturing the device
‌
US Patent 7919377 Contactless flash memory array
‌
US Patent 7919391 Methods for preparing a bonding surface of a semiconductor wafer
‌
US Patent 7919397 Method for reducing agglomeration of Si layer, method for manufacturing semiconductor device and vacuum treatment apparatus
‌
US Patent 7919864 Forming of the last metallization level of an integrated circuit
‌
US Patent 7919875 Semiconductor device with recess portion over pad electrode
‌
US Patent 7923279 Method and structure for reducing cross-talk in image sensor devices
‌
US Patent 7923291 Method of fabricating electronic device having stacked chips
‌
US Patent 7923308 Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects
‌
US Patent 7923309 Thin film transistor array substrate and method for manufacturing the same
‌
US Patent 7923740 Light emission device
‌
US Patent 7923760 Dielectric spacers for metal interconnects and method to form the same
‌
US Patent 7923761 Semiconductor device including gate insulation film that is formed of pyroceramics, and method of manufacturing the same
‌
US Patent 7923834 Interposer and semiconductor device
‌
US Patent 7927933 Method to enhance the initiation of film growth
‌
US Patent 7927969 Cleaning of photolithography masks
‌
US Patent 7927973 Method for dividing semiconductor wafer and manufacturing method for semiconductor devices
‌
US Patent 7927999 Method of forming metal interconnect layers for flip chip device
‌
US Patent 7928001 Electronic device and method of manufacturing the same
‌
US Patent 7928547 Optical semiconductor device
‌
US Patent 7928582 Microelectronic workpieces and methods for manufacturing microelectronic devices using such workpieces
‌
US Patent 7932110 Layers and patterns of nanowire or carbon nanotube using chemical self assembly and fabricating method in liquid crystal display device thereby
‌
US Patent 7932160 Planar oxidation method for producing a localised buried insulator
‌
US Patent 7932165 Method of making a semiconductor chip assembly with a laterally aligned filler and insulative base
‌
US Patent 7932188 Mechanical enhancement of dense and porous organosilicate materials by UV exposure
‌
US Patent 7932540 T-gate forming method for high electron mobility transistor and gate structure thereof
‌
US Patent 7932559 Semiconductor device
‌
US Patent 7935550 Method of forming light-emitting device using nitride bulk single crystal layer
‌
US Patent 7935590 Method of manufacturing metal oxide semiconductor and complementary metal oxide semiconductor
‌
US Patent 7935599 Nanowire transistor and method for forming same
‌
US Patent 7935615 III-V nitride semiconductor substrate and its production method
‌
US Patent 7935618 Sputtering-less ultra-low energy ion implantation
‌
US Patent 7935625 Method of forming a metal line of a semiconductor memory device
‌
US Patent 7935631 Method of forming a continuous layer of a first metal selectively on a second metal and an integrated circuit formed from the method
‌
US Patent 7935639 Process for increasing feature density during the manufacture of a semiconductor device
‌
US Patent 7936006 Semiconductor device with backfilled isolation
‌
US Patent 7936041 Schottky barrier diodes for millimeter wave SiGe BICMOS applications
‌
US Patent 7936065 Semiconductor devices and method of manufacturing them
‌
US Patent 7939378 Palladium-spot leadframes for high adhesion semiconductor devices and method of fabrication
‌
US Patent 7939381 Method of semiconductor packaging and/or a semiconductor package
‌
US Patent 7939394 Multiple-depth STI trenches in integrated circuit fabrication
‌
US Patent 7939900 Materials for the formation of polymer junction diodes
‌
US Patent 7943422 Wafer level pre-packaged flip chip
‌
US Patent 7943431 Leadless semiconductor package and method of manufacture
‌
US Patent 7943466 Method of forming a semiconductor device having sub-surface trench charge compensation regions
‌
US Patent 7943471 Diode with asymmetric silicon germanium anode
‌
US Patent 7943510 Methods of processing a substrate and forming a micromagnetic device
‌
US Patent 7947518 Method for forming electronic devices by using protecting layers
‌
US Patent 7947525 Manufacturing method for a liquid crystal display
‌
US Patent 7947528 Solid-state image pickup device, electronic apparatus using such solid-state image pickup device and method of manufacturing solid-state image pickup device
‌
US Patent 7947594 Interconnection structure with low dielectric constant
‌
US Patent 7951616 Process for wafer temperature verification in etch tools
‌
US Patent 7951669 Methods of making flash memory cell arrays having dual control gates per memory cell charge storage element
‌
US Patent 7951692 Method of producing semiconductor substrate having an SOI structure
‌
US Patent 7951702 Methods for fabricating semiconductor components with conductive interconnects having planar surfaces
‌
US Patent 7952123 Thin film transistor substrate and display device
‌
US Patent 7955921 Full silicide gate for CMOS
‌
US Patent 7955930 Semiconductor device and manufacturing method thereof
‌
US Patent 7955953 Method of forming stacked die package
‌
US Patent 7955991 Producing method of a semiconductor device using CVD processing
‌
US Patent 7955994 Method for manufacturing semiconductor device, semiconductor device, and electronic appliance
‌
US Patent 7956439 Void boundary structures, semiconductor devices having the void boundary structures and methods of forming the same
‌
US Patent 7960198 Method of making a semiconductor device with surge current protection
‌
US Patent 7960717 Electronic device and process for forming same
‌
US Patent 7964437 Memory device having wide area phase change element and small electrode contact area
‌
US Patent 7964440 Phase-separated composite films and methods of preparing the same
‌
US Patent 7964441 Catalyst-assisted atomic layer deposition of silicon-containing films with integrated in-situ reactive treatment
‌
US Patent 7964442 Methods to obtain low k dielectric barrier with superior etch resistivity
‌
US Patent 7964443 Method of forming a crossed wire molecular device including a self-assembled molecular layer
‌
US Patent 7964478 Group III nitride compound semiconductor device
‌
US Patent 7964506 Two step copper electroplating process with anneal for uniform across wafer deposition and void free filling on ruthenium coated wafers
‌
US Patent 7964911 Semiconductor element and electrical apparatus
‌
US Patent 7964929 Method and apparatus providing imager pixels with shared pixel components
‌
US Patent 7964931 Semiconductor device
‌
US Patent 7964958 Heatsink structure for solid-state image sensor
‌
US Patent 7964970 Technique for enhancing transistor performance by transistor specific contact design
‌
US Patent 7968381 Fin thyristor-based semiconductor device
‌
US Patent 7968426 Systems and methods for bonding semiconductor substrates to metal substrates using microwave energy
‌
US Patent 7968438 Ultra-thin high-quality germanium on silicon by low-temperature epitaxy and insulator-capped annealing
‌
US Patent 7968459 Ion implantation combined with in situ or ex situ heat treatment for improved field effect transistors
‌
US Patent 7968471 Porous insulating film, method for producing the same, and semiconductor device using the same
‌
US Patent 7968472 Film forming method and film forming apparatus
‌
US Patent 7968862 Phase change memory elements using self-aligned phase change material layers
‌
US Patent 7968904 Organic electroluminescence device
‌
US Patent 7968911 Relaxation of a strained layer using a molten layer
‌
US Patent 7968918 Semiconductor package
‌
US Patent 7972874 Semiconductor process evaluation methods including variable ion implanting conditions
‌
US Patent 7972893 Memory device manufacturing method
‌
US Patent 7972898 Process for making doped zinc oxide
‌
US Patent 7972900 Methods of fabricating nanostructured ZnO electrodes for efficient dye sensitized solar cells
‌
US Patent 7972939 Transfer method with a treatment of a surface to be bonded
‌
US Patent 7972969 Method and apparatus for thinning a substrate
‌
US Patent 7972974 Gallium lanthanide oxide films
‌
US Patent 7973317 Array substrate for liquid crystal display and method for fabricating the same
‌
US Patent 7977143 CMOS image sensor and fabricating method thereof
‌
US Patent 7977155 Wafer-level flip-chip assembly methods
‌
US Patent 7977159 Memory chip and semiconductor device using the memory chip and manufacturing method of those
‌
US Patent 7977160 Semiconductor devices having stress relief layers and methods for fabricating the same
‌
US Patent 7977218 Thin oxide dummy tiling as charge protection
‌
US Patent 7977221 Method for producing strained Si-SOI substrate and strained Si-SOI substrate produced by the same
‌
US Patent 7977229 Method for fabricating resin-molded semiconductor device having posts with bumps
‌
US Patent 7977245 Methods for etching a dielectric barrier layer with high selectivity
‌
US Patent 7977250 Stripper solution and method of manufacturing liquid crystal display using the same
‌
US Patent 7977664 Growth method of nitride semiconductor layer and light emitting device using the growth method
‌
US Patent 7977674 Phase change memory device and method of fabricating the same
‌
US Patent 7981701 Semiconductor thin film manufacturing method
‌
US Patent 7981725 Fabricating process of a chip package structure
‌
US Patent 7981726 Copper plating connection for multi-die stack in substrate package
‌
US Patent 7981741 High-capacitance density thin film dielectrics having columnar grains formed on base-metal foils
‌
US Patent 7981759 Local oxidation of silicon planarization for polysilicon layers under thin film structures
‌
US Patent 7981763 Atomic layer removal for high aspect ratio gapfill
‌
US Patent 7981775 Nitride semiconductor light-emitting device having high light efficiency and method of manfacturing the same
‌
US Patent 7981785 Method for manufacturing semiconductor device and plasma oxidation method
‌
US Patent 7981792 Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument
‌
US Patent 7982242 Warp-free semiconductor wafer, and devices using the same
‌
US Patent 7982261 Nonvolatile semiconductor memory device and method for manufacturing same
‌
US Patent 7982266 Dielectric material separated-type, high breakdown voltage semiconductor circuit device, and production method thereof
‌
US Patent 7982284 Semiconductor component including an isolation structure and a contact to the substrate
‌
US Patent 7982290 Contact spring application to semiconductor devices
‌
US Patent 7985651 Method of fabricating semiconductor device having differential gate dielectric layer and related device
‌
US Patent 7985657 Systems and methods for bonding materials using microwave energy
‌
US Patent 7985663 Method for manufacturing a semiconductor device
‌
US Patent 7985676 Method of making a contact in a semiconductor device
‌
US Patent 7985961 Resistive random access memory device
‌
US Patent 7986026 Semiconductor device including metal-insulator-metal capacitor arrangement
‌
US Patent 7986044 Signal transmission arrangement and method
‌
US Patent 7986050 Epoxy resin composition for optical semiconductor element encapsulation and optical semiconductor device using the same
‌
US Patent 7989224 Sidewall coating for non-uniform spin momentum-transfer magnetic tunnel junction current flow
‌
US Patent 7989260 Method of selectively forming atomically flat plane on diamond surface, diamond substrate produced by the method, and semiconductor device using the same
‌
US Patent 7989312 Double-sided integrated circuit chips
‌
US Patent 7989349 Methods of manufacturing nanotubes having controlled characteristics
‌
US Patent 7989355 Method of pitch halving
‌
US Patent 7989947 Semiconductor device and method of manufacturing the same
‌
US Patent 7993956 Poly diode structure for photo diode
‌
US Patent 7993980 Lead frame, electronic component including the lead frame, and manufacturing method thereof
‌
US Patent 7994038 Method to reduce MOL damage on NiSi
‌
US Patent 7994048 Method of manufacturing a through electrode
‌
US Patent 7994508 Thin film transistors using thin film semiconductor materials
‌
US Patent 7994564 Non-volatile memory cells formed in back-end-of line processes
‌
US Patent 7994592 Method for integrating micro and nanoparticles into MEMS and apparatus including the same
‌
US Patent 7998769 Full-color organic light emitting diode display device and method of fabricating the same
‌
US Patent 8003470 Strained semiconductor device and method of making the same
‌
US Patent 8003479 Low temperature deposition and ultra fast annealing of integrated circuit thin film capacitor
‌
US Patent 8003492 Epitaxial lift off stack having a unidirectionally shrunk handle and methods thereof
‌
US Patent 8003496 Semiconductor device and method of mounting semiconductor die to heat spreader on temporary carrier and forming polymer layer and conductive layer over the die
‌
US Patent 8003509 Semiconductor manufacturing apparatus and semiconductor manufacturing method
‌
US Patent 8003519 Systems and methods for back end of line processing of semiconductor circuits
‌
US Patent 8008100 Light emitting diode package structure and manufacturing method therefor
‌
US Patent 8008140 Method for manufacturing semiconductor device including hat-shaped electrode
‌
US Patent 8008187 Method for reducing dielectric overetch using a dielectric etch stop at a planar surface
‌
US Patent 8012828 Recess gate transistor
‌
US Patent 8012832 Process for manufacturing a multi-drain electronic power device integrated in semiconductor substrate and corresponding device
‌
US Patent 8012847 Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating integrated circuitry
Edits on 13 Dec, 2021
Golden AI profile picture
Golden AI
edited on 13 Dec, 2021
Golden AI profile picture
Golden AI
edited on 13 Dec, 2021
Golden AI profile picture
Golden AI
edited on 13 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8012828 Recess gate transistor
Edits on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8008187 Method for reducing dielectric overetch using a dielectric etch stop at a planar surface
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8008140 Method for manufacturing semiconductor device including hat-shaped electrode
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8008100 Light emitting diode package structure and manufacturing method therefor
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8003519 Systems and methods for back end of line processing of semiconductor circuits
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8003509 Semiconductor manufacturing apparatus and semiconductor manufacturing method
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8003492 Epitaxial lift off stack having a unidirectionally shrunk handle and methods thereof
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8003470 Strained semiconductor device and method of making the same
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021

Find more people like Matthew C Landau

Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Golden Query Tool
Golden logo